Ð þí!H\(€RTSM_VE_AEMv8A arm,rtsm_ve,aemv8aarm,vexpress"1clock-24000000 fixed-clock=Jn6 Zv2m:clk24mhzmclock-1000000 fixed-clock=JB@Zv2m:refclk1mhzmclock-32768 fixed-clock=J€Zv2m:refclk32khzmregulator-3v3regulator-fixedu3V3„2Z œ2Z ´mmccarm,vexpress,config-busÈclock-controllerarm,vexpress-oscãüjepÈîà= Zv2m:oscclk1mresetarm,vexpress-resetãmuxfpgaarm,vexpress-muxfpgaãshutdownarm,vexpress-shutdownãrebootarm,vexpress-rebootã dvimodearm,vexpress-dvimodeã bus@8000000 simple-bus"1 ?´2            !!""##$$%%&&''(())**motherboard-bus@8000000arm,vexpress,v2m-p1simple-bus"1x flash@0arm,vexpress-flashcfi-flash@Dethernet@202000000smsc,lan91c111 @Oiofpga-bus@300000000 simple-bus"1!sysreg@10000arm,vexpress-sysreg@Zjmsysctl@20000arm,sp810arm,primecell@ v}refclktimclkapb_pclk=0Ztimerclken0timerclken1timerclken2timerclken3 ‰™maaci@40000arm,pl041arm,primecell@O v }apb_pclkmmc@50000arm,pl180arm,primecell@O  ° ¹·Ðv}mclkapb_pclkkmi@60000arm,pl050arm,primecell@O v}KMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecell@O v}KMIREFCLKapb_pclkserial@90000arm,pl011arm,primecell@ Ov}uartclkapb_pclkserial@a0000arm,pl011arm,primecell@ Ov}uartclkapb_pclkserial@b0000arm,pl011arm,primecell@ Ov}uartclkapb_pclkserial@c0000arm,pl011arm,primecell@ Ov}uartclkapb_pclkwatchdog@f0000arm,sp805arm,primecell@Ov}wdog_clkapb_pclktimer@110000arm,sp804arm,primecell@Ov}timclken1timclken2apb_pclktimer@120000arm,sp804arm,primecell@Ov}timclken1timclken2apb_pclkvirtio@130000 virtio,mmio@O*rtc@170000arm,pl031arm,primecell@Ov }apb_pclkclcd@1f0000arm,pl111arm,primecell@ ÜcombinedOv}clcdclkapb_pclkì portendpointú   m chosen$serial0:115200n8aliasesG0/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@90000G8/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@a0000G@/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@b0000GH/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@c0000cpus"1cpu@0Pcpu arm,armv8@ \spin-tablej€ÿø{ cpu@1Pcpu arm,armv8@ \spin-tablej€ÿø{ cpu@2Pcpu arm,armv8@ \spin-tablej€ÿø{ cpu@3Pcpu arm,armv8@ \spin-tablej€ÿø{ l2-cache0cacheŒ˜m memory@80000000Pmemory @€€€€reserved-memory"1vram@18000000shared-dma-pool@€¦m interrupt-controller@2c001000arm,gic-400arm,cortex-a15-gic"­@@,, ,@ ,`  O mtimerarm,armv8-timer0O   Jõápmuarm,armv8-pmuv30O<=>?panelarm,rtsm-displayportendpointú m  modelcompatibleinterrupt-parent#address-cells#size-cells#clock-cellsclock-frequencyclock-output-namesphandleregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onarm,vexpress,config-bridgearm,vexpress-sysreg,funcfreq-rangeranges#interrupt-cellsinterrupt-map-maskinterrupt-mapregbank-widthinterruptsgpio-controller#gpio-cellsclocksclock-namesassigned-clocksassigned-clock-parentscd-gpioswp-gpiosmax-frequencyvmmc-supplyinterrupt-namesmemory-regionremote-endpointarm,pl11x,tft-r0g0b0-padsstdout-pathserial0serial1serial2serial3device_typeenable-methodcpu-release-addrnext-level-cachecache-levelcache-unifiedno-mapinterrupt-controller