Š žķĪ½8ÄØ( Äp %,Samsung Galaxy J3 (2016) (SM-J320YZ)2samsung,j3ltetwqcom,msm8916=handsetchosenJserial0memory@80000000Vmemoryb€reserved-memory ftz-apps@86000000b†0msmem@86300000 2qcom,smemb†0mt|hypervisor@86400000b†@mtz@86500000b†Pmreserved@86680000b†hmrmtfs@867000002qcom,rmtfs-memb†pmrfsa@867e0000b†~mmpss@86800000b†€€mœokay£`wcnss«`°ŗ†€mœokay£•venus«P°ŗ†€mœokay£Smba«°ŗ†€mœokay£_tz-apps@85800000b…€€mclocksxo-board 2fixed-clockĒŌ$ų£sleep-clk 2fixed-clockĒŌ€£Hcpus cpu@0Vcpu2arm,cortex-a53bäõpsci -;psciNW £;cpu@1Vcpu2arm,cortex-a53bäõpsci - ;psciN W £<cpu@2Vcpu2arm,cortex-a53bäõpsci - ;psciNW£=cpu@3Vcpu2arm,cortex-a53bäõpsci -;psciNW£>l2-cache2cache`l£idle-stateszpscicpu-sleep-02arm,idle-state‡standalone-power-collapse—@®‚æ–ĻŠą£domain-idle-statescluster-retention2domain-idle-state—A®ōæōĻŠ£cluster-gdhs2domain-idle-state—A2®ŠæŠĻp£opp-table-cpu2operating-points-v2ń£opp-200000000ü ėĀopp-400000000üׄopp-800000000ü/Æopp-998400000ü;‚`firmwarescm2qcom,scm-msm8916qcom,scmhgfcorebusifacea£]pmu2arm,cortex-a53-pmu ,psci 2arm,psci-1.0üsmcpower-domain-cpu07-K£power-domain-cpu17-K£ power-domain-cpu27-K£ power-domain-cpu37-K£power-domain-cluster7K£remoteproc$2qcom,msm8916-rpm-procqcom,rpm-procsmd-edge ,Ø^erpm-requests2qcom,rpm-msm8916qcom,smd-rpm srpm_requestsclock-controller2qcom,rpmcc-msm8916qcom,rpmccĒxo£*power-controller2qcom,msm8916-rpmpd7 £[opp-table2operating-points-v2£opp1…opp2…opp3…opp4…opp5…opp6…regulators2qcom,rpm-pm8916-regulators£·s3ÅŠŻ™põ£s4Å:Ż Īpõ£l1l2ÅO€ŻO€õ£Ml4l5Åw@Żw@õ£Xl6Åw@Żw@£Nl7Åw@Żw@õ£^l8Å,@ Ż,@ £ml9Å2Z Ż2Z £™l10l11Å-pŻ-p " @£ql12Åw@Ż-p£rl13Å.ėøŻ.ėø£Yl14l15l16l17l18smp2p-hexagon 2qcom,smp2p8³¬ ,^BQmaster-kernelamaster-kernelq£\slave-kernel aslave-kernelˆ£Zsmp2p-wcnss 2qcom,smp2p8ĆÆ ,^BQmaster-kernelamaster-kernelq£—slave-kernel aslave-kernelˆ£–smsm 2qcom,smsm ^ apps@0bq£bhexagon@1b ,ˆ£awcnss@6b ,ˆsoc@0 f’’’’ 2simple-busrng@22000 2qcom,prngb ycorerestart@4ab000 2qcom,psholdbJ°qfprom@5c000 2qcom,msm8916-qfpromqcom,qfprombĄ base1@d0bŠ®£s0-p1@d0bŠ®£ s0-p2@d1bŃ®£!s1-p1@d2bŅ®£"s1-p2@d2bŅ®£#s2-p1@d3bÓ®£$s2-p2@d4bŌ®£%s4-p1@d4bŌ®£&s4-p2@d5bÕ®£'s5-p1@d5bÕ®£(s5-p2@d6bÖ®£)base2@d7b×®£mode@efbļ®£sram@600002qcom,rpm-msg-ramb€£sram@2900002qcom,msm8916-rpm-statsb)interconnect@4000002qcom,msm8916-bimcb@ ³thermal-sensor@4a9000#2qcom,msm8916-tsensqcom,tsens-v0_1bJJ€4Ē !"#$%&'()MÓmodebase1base2s0_p1s0_p2s1_p1s1_p2s2_p1s2_p2s4_p1s4_p2s5_p1s5_p2ä ,øņuplow£œinterconnect@5000002qcom,msm8916-pcnocbP³interconnect@5800002qcom,msm8916-snocbX@³stm@802000 2arm,coresight-stmarm,primecellb€  (stm-basestm-stimulus-base** apb_pclkatclk œdisabledout-portsportendpoint"+£.cti@810000 2arm,coresight-ctiarm,primecellb* apb_pclk œdisabledcti@811000 2arm,coresight-ctiarm,primecellb* apb_pclk œdisabledtpiu@820000!2arm,coresight-tpiuarm,primecellb‚** apb_pclkatclk œdisabledin-portsportendpoint",£1funnel@821000+2arm,coresight-dynamic-funnelarm,primecellb‚** apb_pclkatclk œdisabledin-ports port@4bendpoint"-£:port@7bendpoint".£+out-portsportendpoint"/£3replicator@824000/2arm,coresight-dynamic-replicatorarm,primecellb‚@** apb_pclkatclk œdisabledout-ports port@0bendpoint"0£5port@1bendpoint"1£,in-portsportendpoint"2£4etf@825000 2arm,coresight-tmcarm,primecellb‚P** apb_pclkatclk œdisabledin-portsportendpoint"3£/out-portsportendpoint"4£2etr@826000 2arm,coresight-tmcarm,primecellb‚`** apb_pclkatclk œdisabledin-portsportendpoint"5£0funnel@841000+2arm,coresight-dynamic-funnelarm,primecellb„** apb_pclkatclk œdisabledin-ports port@0bendpoint"6£Cport@1bendpoint"7£Dport@2bendpoint"8£Eport@3bendpoint"9£Fout-portsportendpoint":£-debug@850000&2arm,coresight-cpu-debugarm,primecellb…* apb_pclk2; œdisableddebug@852000&2arm,coresight-cpu-debugarm,primecellb… * apb_pclk2< œdisableddebug@854000&2arm,coresight-cpu-debugarm,primecellb…@* apb_pclk2= œdisableddebug@856000&2arm,coresight-cpu-debugarm,primecellb…`* apb_pclk2> œdisabledcti@858000:2arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellb…€* apb_pclk2;6? œdisabledcti@859000:2arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellb…* apb_pclk2<6@ œdisabledcti@85a000:2arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellb… * apb_pclk2=6A œdisabledcti@85b000:2arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellb…°* apb_pclk2>6B œdisabledetm@85c000"2arm,coresight-etm4xarm,primecellb…Ą** apb_pclkatclkG2; œdisabled£?out-portsportendpoint"C£6etm@85d000"2arm,coresight-etm4xarm,primecellb…Š** apb_pclkatclkG2< œdisabled£@out-portsportendpoint"D£7etm@85e000"2arm,coresight-etm4xarm,primecellb…ą** apb_pclkatclkG2= œdisabled£Aout-portsportendpoint"E£8etm@85f000"2arm,coresight-etm4xarm,primecellb…š** apb_pclkatclkG2> œdisabled£Bout-portsportendpoint"F£9pinctrl@10000002qcom,msm8916-pinctrlb0 ,Šl|Gzˆˆ£Gblsp-i2c1-default-state ”gpio2gpio3 ™blsp_i2c1¢±£xblsp-i2c1-sleep-state ”gpio2gpio3™gpio¢±£yblsp-i2c2-default-state ”gpio6gpio7 ™blsp_i2c2¢±£|blsp-i2c2-sleep-state ”gpio6gpio7™gpio¢±£}blsp-i2c3-default-state”gpio10gpio11 ™blsp_i2c3¢±£€blsp-i2c3-sleep-state”gpio10gpio11™gpio¢±£blsp-i2c4-default-state”gpio14gpio15 ™blsp_i2c4¢±£„blsp-i2c4-sleep-state”gpio14gpio15™gpio¢±£…blsp-i2c5-default-state”gpio18gpio19 ™blsp_i2c5¢±£ˆblsp-i2c5-sleep-state”gpio18gpio19™gpio¢±£‰blsp-i2c6-default-state”gpio22gpio23 ™blsp_i2c6¢±£Žblsp-i2c6-sleep-state”gpio22gpio23™gpio¢±£blsp-spi1-default-state£zspi-pins”gpio0gpio1gpio3 ™blsp_spi1¢ ±cs-pins”gpio2™gpio¢±¾blsp-spi1-sleep-state”gpio0gpio1gpio2gpio3™gpio¢Ź£{blsp-spi2-default-state£~spi-pins”gpio4gpio5gpio7 ™blsp_spi2¢ ±cs-pins”gpio6™gpio¢±¾blsp-spi2-sleep-state”gpio4gpio5gpio6gpio7™gpio¢Ź£blsp-spi3-default-state£‚spi-pins”gpio8gpio9gpio11 ™blsp_spi3¢ ±cs-pins”gpio10™gpio¢±¾blsp-spi3-sleep-state”gpio8gpio9gpio10gpio11™gpio¢Ź£ƒblsp-spi4-default-state£†spi-pins”gpio12gpio13gpio15 ™blsp_spi4¢ ±cs-pins”gpio14™gpio¢±¾blsp-spi4-sleep-state”gpio12gpio13gpio14gpio15™gpio¢Ź£‡blsp-spi5-default-state£Œspi-pins”gpio16gpio17gpio19 ™blsp_spi5¢ ±cs-pins”gpio18™gpio¢±¾blsp-spi5-sleep-state”gpio16gpio17gpio18gpio19™gpio¢Ź£blsp-spi6-default-state£spi-pins”gpio20gpio21gpio23 ™blsp_spi6¢ ±cs-pins”gpio22™gpio¢±¾blsp-spi6-sleep-state”gpio20gpio21gpio22gpio23™gpio¢Ź£‘blsp-uart1-default-state”gpio0gpio1gpio2gpio3 ™blsp_uart1¢±£tblsp-uart1-sleep-state”gpio0gpio1gpio2gpio3™gpio¢Ź£ublsp-uart2-default-state ”gpio4gpio5 ™blsp_uart2¢±£vblsp-uart2-sleep-state ”gpio4gpio5™gpio¢Ź£wcamera-front-default-statepwdn-pins”gpio33™gpio¢±rst-pins”gpio28™gpio¢±mclk1-pins”gpio27 ™cam_mclk1¢±camera-rear-default-statepwdn-pins”gpio34™gpio¢±rst-pins”gpio35™gpio¢±mclk0-pins”gpio26 ™cam_mclk0¢±cci0-default-state”gpio29gpio30™cci_i2c¢±£Pcdc-dmic-default-stateclk-pins”gpio0 ™dmic0_clk¢data-pins”gpio1 ™dmic0_data¢cdc-dmic-sleep-stateclk-pins”gpio0 ™dmic0_clk¢±data-pins”gpio1 ™dmic0_data¢±cdc-pdm-default-state*”gpio63gpio64gpio65gpio66gpio67gpio68 ™cdc_pdm0¢±£dcdc-pdm-sleep-state*”gpio63gpio64gpio65gpio66gpio67gpio68 ™cdc_pdm0¢Ź£emi2s-pri-default-state ”gpio113gpio114gpio115gpio116 ™pri_mi2s¢±mi2s-pri-sleep-state ”gpio113gpio114gpio115gpio116 ™pri_mi2s¢±mi2s-pri-mclk-default-state”gpio116 ™pri_mi2s¢±mi2s-pri-mclk-sleep-state”gpio116 ™pri_mi2s¢±mi2s-pri-ws-default-state”gpio110 ™pri_mi2s_ws¢±mi2s-pri-ws-sleep-state”gpio110 ™pri_mi2s_ws¢±mi2s-sec-default-state ”gpio112gpio117gpio118gpio119 ™sec_mi2s¢±mi2s-sec-sleep-state ”gpio112gpio117gpio118gpio119 ™sec_mi2s¢±sdc1-default-state£kclk-pins ”sdc1_clk±¢cmd-pins ”sdc1_cmdŁ¢ data-pins ”sdc1_dataŁ¢ sdc1-sleep-state£lclk-pins ”sdc1_clk±¢cmd-pins ”sdc1_cmdŁ¢data-pins ”sdc1_dataŁ¢sdc2-default-state£nclk-pins ”sdc2_clk±¢cmd-pins ”sdc2_cmdŁ¢ data-pins ”sdc2_dataŁ¢ sdc2-sleep-state£pclk-pins ”sdc2_clk±¢cmd-pins ”sdc2_cmdŁ¢data-pins ”sdc2_dataŁ¢wcss-wlan-default-state#”gpio40gpio41gpio42gpio43gpio44 ™wcss_wlan¢Ł£˜accel-int-default-state”gpio115™gpio¢±£§gpio-hall-sensor-default-state”gpio52™gpio¢±£¢gpio-keys-default-state”gpio107gpio109™gpio¢Ł££muic-i2c-default-state ”gpio0gpio1™gpio¢±£¤muic-int-default-state”gpio12™gpio¢±£„sdc2-cd-default-state”gpio38™gpio¢±£osensors-i2c-default-state ”gpio6gpio7™gpio¢±£¦tsp-int-default-state”gpio13™gpio¢±£Štsp-ldo-en-default-state”gpio16™gpio¢±£Øclock-controller@18000002qcom,gcc-msm8916Ē7b€$HIIBxosleep_clkdsi0plldsi0pllbyteext_mclkext_pri_i2sext_sec_i2s£hwlock@19050002qcom,tcsr-mutexbPę£syscon@19370002qcom,tcsr-msm8916sysconb“p£display-subsystem@1a00000 œdisabled 2qcom,mdssb ¬€0mdss_physvbif_phys-mnsifacebusvsync ,Hˆ f£Jdisplay-controller@1a010002qcom,msm8916-mdp5qcom,mdp5b  mdp_physJ, mnqsifacebuscorevsyncōKports port@0bendpoint"L£Odsi@1a98000)2qcom,msm8916-dsi-ctrlqcom,mdss-dsi-ctrlb©€\ dsi_ctrlJ,ū+. II0qmnorp#mdp_coreifacebusbytepixelcore"I 'M3Nports port@0bendpoint"O£Lport@1bendpointphy@1a983002qcom,dsi-phy-28nm-lpb©ƒŌ©…€©‡€0"dsi_plldsi_phydsi_phy_regulatorĒ@ m ifaceref3N£Icamss@1b0ac002qcom,msm8916-camssHb°¬°0°°°8°€°„° ° ±Scsiphy0csiphy0_clk_muxcsiphy1csiphy1_clk_muxcsid0csid1ispifcsi_clk_muxvfe0H,NO3479'ņcsiphy0csiphy1csid0csid1ispifvfe0-˜`V]^IJKLMNOPQR_cSde¢top_ahbispif_ahbcsiphy0_timercsiphy1_timercsi0_ahbcsi0csi0_phycsi0_pixcsi0_rdicsi1_ahbcsi1csi1_phycsi1_pixcsi1_rdiahbvfe0csi_vfe0vfe_ahbvfe_axiōK œdisabled'Mports port@0bport@1bcci@1b0c000"2qcom,msm8916-cciqcom,msm8226-cci b°Ą ,2 `GH_$camss_top_ahbcci_ahbccicamss_ahbūGHKÄ“$ų`defaultnP œdisabledi2c-bus@0bŌ€ gpu@1c000002qcom,adreno-306.0qcom,adrenobĄkgsl_3d0_reg_memory ,! ņkgsl_3d0_irq-coreifacememmem_ifacealt_mem_ifacegfx3d0vuiŽ- QōRR œdisabled£ opp-table2operating-points-v2£Qopp-400000000üׄopp-19200000ü$ųvideo-codec@1d000002qcom,msm8916-venusbŠš ,,-‰‡ˆcoreifacebusōKxSœokayvideo-decoder2venus-decodervideo-encoder2venus-encoderiommu@1ef0000 †%2qcom,msm8916-iommuqcom,msm-iommu-v1 fābļ0‹ ifacebus“£Kiommu-ctx@30002qcom,msm-iommu-v1-secb0 ,Fiommu-ctx@40002qcom,msm-iommu-v1-nsb@ ,Fiommu-ctx@50002qcom,msm-iommu-v1-secbP ,Fiommu@1f08000 †%2qcom,msm8916-iommuqcom,msm-iommu-v1 fš€Œ ifacebus“£Riommu-ctx@10002qcom,msm-iommu-v1-nsb ,ńiommu-ctx@20002qcom,msm-iommu-v1-nsb  ,ņspmi@200f0002qcom,spmi-pmic-arb(bš@@Ą@€  !corechnlsobsrvrintrcnfg ņperiph_irq ,¾Ø° ˆ£Wpmic@02qcom,pm8916qcom,spmi-pmicb pon@8002qcom,pm8916-ponb½Ķpwrkey2qcom,pm8941-pwrkey,Ū= Łätresin2qcom,pm8941-resin,Ū= Łœokayärwatchdog2qcom,pm8916-wdt,ļ<charger@10002qcom,pm8916-lbcbchgrbat_ifusbmisc ,[ņvbat_detfast_chgchg_failchg_donebat_prestemp_okcoarse_detusb_vbuschg_goneovertemp œdisabledusb-detect@13002qcom,pm8941-miscb, ņusb_vbus œdisabledtemp-alarm@24002qcom,spmi-temp-alarmb$,$ūTthermal£”adc@31002qcom,spmi-vadcb1,1 £Tchannel@0b* channel@7b*channel@8bchannel@9b channel@ab channel@ebchannel@fbbattery@40002qcom,pm8916-bms-vmb@`,@@@@@@2ņcv_leavecv_enterocv_goodocv_thrfifostate_chg œdisabledrtc@60002qcom,pm8941-rtcb`a rtcalarm,ampps@a0002qcom,pm8916-mppqcom,spmi-mppb lˆ|Uˆ£Ugpio@c000 2qcom,pm8916-gpioqcom,spmi-gpiobĄl|Vˆˆ£Vpmic@12qcom,pm8916qcom,spmi-pmicb pwm2qcom,pm8916-pwm; œdisabledvibrator@c0002qcom,pm8916-vibbĄ œdisabledaudio-codec@f0002qcom,pm8916-wcd-analog-codecbšWą,ššššššššńńńńńńģņcdc_spk_cnp_intcdc_spk_clip_intcdc_spk_ocp_intmbhc_ins_rem_det1mbhc_but_rel_detmbhc_but_press_detmbhc_ins_rem_detmbhc_switch_intcdc_ear_ocp_intcdc_hphr_ocp_intcdc_hphl_ocp_detcdc_ear_cnp_intcdc_hphr_cnp_intcdc_hphl_cnp_intFœokayWXiXY£jdma-controller@40440002qcom,bam-v1.7.0b@ ,”ØŸ¬¹œokay£cremoteproc@40800002qcom,msm8916-mss-pilb@ qdsp6rmb@ĻZZZZ#ņwdogfatalreadyhandoverstop-ack-[[;cxmxt Fifacebusmemxoć\ōstop ] mss_restart€ œokay,^mbax_mpssx`bam-dmux2qcom,bam-dmuxa,  ņpcpc-ackćbb  ōpcpc-ack7cc6 coreiface7s s ’’’’’’’’cpu2-3-thermal 7ś Mœtripstrip-point0 ]$ų iŠEpassive£žcpu-crit ]­° iŠ Ecriticalcooling-mapsmap0 tž0 y;’’’’’’’’<’’’’’’’’=’’’’’’’’>’’’’’’’’gpu-thermal 7ś Mœcooling-mapsmap0 tŸ y ’’’’’’’’tripstrip-point0 ]$ų iŠEpassive£Ÿgpu-crit ]s iŠ Ecriticalcamera-thermal 7ś Mœtripstrip-point0 ]$ų iŠEhotmodem-thermal 7ś Mœtripstrip-point0 ]L iŠEhotpm8916-thermal 7d M”tripstrip0 ]š( iEpassivetrip1 ]čH iEhottrip2 ]6h i Ecriticaltimer2arm,armv8-timer0,aliases ˆ/soc@0/mmc@7824900 /soc@0/mmc@7864900 ’/soc@0/serial@78b0000gpio-hall-sensor 2gpio-keys`defaultn¢FGPIO Hall Effect Sensor œdisabledevent-hall-sensorFHall Effect Sensor G4 šä «gpio-keys 2gpio-keys`defaultn£ FGPIO Buttonsbutton-volume-up FVolume Up Gkäsbutton-home FHome Key Gmä¬i2c-muic 2i2c-gpio ½G ĒG`defaultn¤ extcon@252siliconmitus,sm5703-muicb%G, `defaultn„£“i2c-sensors 2i2c-gpio ½G ĒGn¦`default accelerometer@1d 2st,lis2hh12b ĻGsn§`default ŃIX3X į0-1010000-1regulator-vdd-tsp-a2regulator-fixed īvdd_tsp_aÅ-ĘĄŻ-ĘĄ żG nØ`default£‹ interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typestdout-pathdevice_typeregrangesno-maphwlocksqcom,rpm-msg-ramqcom,client-idstatusphandlesizealignmentalloc-ranges#clock-cellsclock-frequencynext-level-cacheenable-methodclocksoperating-points-v2#cooling-cellspower-domainspower-domain-namesqcom,accqcom,sawcache-levelcache-unifiedentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopopp-sharedopp-hzclock-names#reset-cellsqcom,dload-modeinterrupts#power-domain-cellsdomain-idle-statesmboxesqcom,smd-edgeqcom,smd-channelsopp-levelvdd_l1_l2_l3-supplyvdd_l4_l5_l6-supplyvdd_l7-supplyregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-allow-set-loadregulator-system-loadqcom,smemqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsbits#interconnect-cellsnvmem-cellsnvmem-cell-names#qcom,sensorsinterrupt-names#thermal-sensor-cellsreg-namesremote-endpointcpuarm,cs-dev-assocarm,coresight-loses-context-with-cpugpio-controllergpio-ranges#gpio-cellspinsfunctiondrive-strengthbias-disableoutput-highbias-pull-downbias-pull-up#hwlock-cellsiommusassigned-clocksassigned-clock-parentsphysvdda-supplyvddio-supply#phy-cellsassigned-clock-ratespinctrl-namespinctrl-0memory-region#iommu-cellsqcom,iommu-secure-idqcom,eeqcom,channelmode-bootloadermode-recoverydebouncelinux,codetimeout-secio-channelsio-channel-names#io-channel-cellsqcom,pre-scaling#pwm-cells#sound-dai-cellsvdd-cdc-io-supplyvdd-cdc-tx-rx-cx-supplyvdd-micbias-supply#dma-cellsnum-channelsqcom,num-eesqcom,powered-remotelyinterrupts-extendedqcom,smem-statesqcom,smem-state-namesresetsreset-namesqcom,halt-regspll-supplydmasdma-nameslabelqcom,domainqcom,sd-linesdirectionis-compress-daiqcom,non-secure-domainpinctrl-1audio-routinglink-namesound-daimmc-ddr-1_8vbus-widthnon-removablevmmc-supplyvqmmc-supplycd-gpiosqcom,controlled-remotelytouchscreen-size-xtouchscreen-size-yvdd-supplyphy_typedr_modehnp-disablesrp-disableadp-disableahb-burst-configphy-namesextconqcom,init-seqv1p8-supplyv3p3-supplyvddpx-supplyvddxo-supplyvddrfa-supplyvddpa-supplyvdddig-supplyqcom,mmio#mbox-cellsframe-numberpolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicemmc0mmc1serial0linux,input-typelinux,can-disablesda-gpiosscl-gpiosst,drdy-int-pinmount-matrixregulator-namegpioenable-active-high