ذ ‏ي<م8¬((7t ',Qualcomm Technologies, Inc. SM8650 HDK2qcom,sm8650-hdkqcom,sm8650 =embeddedchosenJserial0:115200n8clocksxo-board2fixed-clockVc“àsèsleep-clk2fixed-clockVc}s)bi-tcxo-div2-clk2fixed-factor-clockV{‚چs'bi-tcxo-ao-div2-clk2fixed-factor-clockV{‚چs(cpus cpu@0—cpu2arm,cortex-a520£{§µpsciبpsciضçْd%sl2-cache2cache4@ضsl3-cache2cache4@scpu@100—cpu2arm,cortex-a520£{§µpsciبpsciضçْd%scpu@200—cpu2arm,cortex-a720£{§µpsciبpsciض çْî%sl2-cache2cache4@ضs cpu@300—cpu2arm,cortex-a720£{§ µpsciبpsciض çْî%scpu@400—cpu2arm,cortex-a720£{§µpsciبpsciضçْî%sl2-cache2cache4@ضscpu@500—cpu2arm,cortex-a720£{§ µpsciبpsciضçْî%sl2-cache2cache4@ضscpu@600—cpu2arm,cortex-a720£{§µpsciبpsciضçْî%sl2-cache2cache4@ضscpu@700—cpu2arm,cortex-x4£{§µpsciبpsciضçfْL%sl2-cache2cache4@ضscpu-mapcluster0core0Ncore1Ncore2Ncore3Ncore4Ncore5Ncore6Ncore7Nidle-statesRpscicpu-sleep-0-02arm,idle-state_silver-rail-power-collapseo@†&—î§,¸s cpu-sleep-1-02arm,idle-state_gold-rail-power-collapseo@†X—§ب¸s!cpu-sleep-2-02arm,idle-state_gold-plus-rail-power-collapseo@†ô—F§8¸s"domain-idle-statescluster-sleep-02domain-idle-stateoAD†î— .§#¸s#cluster-sleep-12domain-idle-stateoAأD† ً—0§'¦s$firmwarescm2qcom,scm-sm8650qcom,scmةگظs(interconnect-02qcom,sm8650-clk-virtçûs0interconnect-12qcom,sm8650-mc-virtçûsmemory@a0000000—memory£ pmu-a5202arm,cortex-a520-pmupmu-a7202arm,cortex-a720-pmupmu-x42arm,cortex-x4-pmupsci 2arm,psci-1.0دsmcpower-domain-cpu0§* spower-domain-cpu1§* spower-domain-cpu2§* spower-domain-cpu3§*!s power-domain-cpu4§*!spower-domain-cpu5§*!s power-domain-cpu6§*!spower-domain-cpu7§*"spower-domain-cluster*#$sreserved-memory =s)hyp@80000000£€àDs*cpusys-vm@80e00000£€à@Ds+xbl-dt-log-merged@81a00000£پ &Ds,aop-cmd-db@81c600002qcom,cmd-db£پئDs-aop-tme-uefi-merged@81c80000£پبPDs.smem@81d00000 2qcom,smem£پذ K%Ds/adsp-mhi@81f00000£پًDs0pvmfw@824a0000£‚JDs1global-sync@82600000£‚`Dsûtz-stat@82700000£‚pDs2qdss@82800000£‚€Ds3qlink-logging@84800000£„€ Ds‍mpss-dsm@86b00000£†°گDsœmpss-dsm-2@8b400000£‹@€Ds‌mpss@8bc00000£‹ہ@Dsڑq6-mpss-dtb@9b000000£›Ds›ipa-fw@9b080000£›Ds—ipa-gsi@9b090000£› Ds4gpu-micro-code@9b09a000£› Ds‘spss@9b0a0000£› Ds5spu-tz-shared@9b280000£›(Ds6spu-modem-shared@9b2e0000£›.Ds7camera@9b300000£›0€Ds8video@9bb00000£›°€Ds9cvp@9c300000£œ0pDs:cdsp@9ca00000£œ @Dsùq6-cdsp-dtb@9de00000£‌àDsْq6-adsp-dtb@9de80000£‌èDsُadspslpi@9df00000£‌ًDsôrmtfs@d7c000002qcom,rmtfs-mem£×ہ@DSbs;tz-merged@d8000000£ط€Ds<hwfence-shbuf@e6440000£وD-ذDs=trust-ui-vm@f3800000£َ€@Ds>oem-vm@f7c00000£÷ہہDs?llcc-lpi@ff800000£ے€`Ds@smp2p-adsp2qcom,smp2pl&€&‡»‘ master-kernel°master-kernelہsِslave-kernel °slave-kernel×ىsٍsmp2p-cdsp2qcom,smp2pl&€&‡^°‘ master-kernel°master-kernelہsüslave-kernel °slave-kernel×ىs÷smp2p-modem2qcom,smp2pl&€&‡³¬‘ master-kernel°master-kernelہsںslave-kernel °slave-kernel×ىsکipa-ap-to-modem°ipaہs–ipa-modem-to-ap°ipa×ىs•soc@02simple-bus ‎=sAclock-controller@1000002qcom,sm8650-gcc£B@{'()*++,,,-Vs/mailbox@4060002qcom,sm8650-ipccqcom,ipcc£@`ه×ىs&dma-controller@800000(2qcom,sm8650-gpi-dmaqcom,sm6350-gpi-dma£€گLMNOPQRSTUVW!.??J.6Q ^disableds3geniqup@8c00002qcom,geni-se-qup£Œ {/گ/‘em-ahbs-ahbJ.#Q =^okaysBi2c@8800002qcom,geni-i2c£ˆ@u{/veseHظ0012qqup-corequp-configqup-memory „33‰txrx“4‌default ^disabledsCspi@8800002qcom,geni-spi£ˆ@u{/veseHظ0012qqup-corequp-configqup-memory „33‰txrx“56‌default ^disabledsDi2c@8840002qcom,geni-i2c£ˆ@@G{/xeseHظ0012qqup-corequp-configqup-memory „33‰txrx“7‌default ^disabledsEspi@8840002qcom,geni-spi£ˆ@@G{/xeseHظ0012qqup-corequp-configqup-memory „33‰txrx“89‌default ^disabledsFi2c@8880002qcom,geni-i2c£ˆ€@H{/zeseHظ0012qqup-corequp-configqup-memory „33‰txrx“:‌default ^disabledsGspi@8880002qcom,geni-spi£ˆ€@H{/zeseHظ0012qqup-corequp-configqup-memory „33‰txrx“;<‌default ^disabledsHi2c@88c0002qcom,geni-i2c£ˆہ@I{/|eseHظ0012qqup-corequp-configqup-memory „33‰txrx“=‌default ^disabledsIspi@88c0002qcom,geni-spi£ˆہ@I{/|eseHظ0012qqup-corequp-configqup-memory „33‰txrx“>?‌default ^disabledsJi2c@8900002qcom,geni-i2c£‰@J{/~eseHظ0012qqup-corequp-configqup-memory „33‰txrx“@‌default ^disabledsKspi@8900002qcom,geni-spi£‰@J{/~eseHظ0012qqup-corequp-configqup-memory „33‰txrx“AB‌default ^disabledsLi2c@8940002qcom,geni-i2c£‰@@K{/€eseHظ0012qqup-corequp-configqup-memory „33‰txrx“C‌default ^disabledsMspi@8940002qcom,geni-spi£‰@@K{/€eseHظ0012qqup-corequp-configqup-memory „33‰txrx“DE‌default ^disabledsNserial@8980002qcom,geni-uart£‰€@ح{/‚ese0ظ0012qqup-corequp-config“FG‌default^okaysObluetooth2qcom,wcn7850-bt«H¼IتJظKèLùM N0شserial@89c0002qcom,geni-debug-uart£‰ہ@خ{/„ese0ظ0012qqup-corequp-config“O‌default^okaysPgeniqup@9c00002qcom,geni-se-i2c-master-hub£œ {/\es-ahb = ^disabledsQi2c@9800002qcom,geni-i2c-master-hub£ک@ذ{/H/Gesecore0ظ0012qqup-corequp-config“P‌default ^disabledsRi2c@9840002qcom,geni-i2c-master-hub£ک@@ر{/J/Gesecore0ظ0012qqup-corequp-config“Q‌default ^disabledsSi2c@9880002qcom,geni-i2c-master-hub£ک€@ز{/L/Gesecore0ظ0012qqup-corequp-config“R‌default ^disabledsTi2c@98c0002qcom,geni-i2c-master-hub£کہ@س{/N/Gesecore0ظ0012qqup-corequp-config“S‌default ^disabledsUi2c@9900002qcom,geni-i2c-master-hub£™@ش{/P/Gesecore0ظ0012qqup-corequp-config“T‌default ^disabledsVi2c@9940002qcom,geni-i2c-master-hub£™@@ص{/R/Gesecore0ظ0012qqup-corequp-config“U‌default ^disabledsWi2c@9980002qcom,geni-i2c-master-hub£™€@ض{/T/Gesecore0ظ0012qqup-corequp-config“V‌default ^disabledsXi2c@99c0002qcom,geni-i2c-master-hub£™ہ@×{/V/Gesecore0ظ0012qqup-corequp-config“W‌default ^disabledsYi2c@9a00002qcom,geni-i2c-master-hub£ڑ@ط{/X/Gesecore0ظ0012qqup-corequp-config“X‌default ^disabledsZi2c@9a40002qcom,geni-i2c-master-hub£ڑ@@ظ{/Z/Gesecore0ظ0012qqup-corequp-config“Y‌default ^disableds[dma-controller@a00000(2qcom,sm8650-gpi-dmaqcom,sm6350-gpi-dma£ گ%&'()*!.?J.¶Q^okays[geniqup@ac00002qcom,geni-se-qup£¬ {/Œ/چem-ahbs-ahbظ00 qqup-coreJ.£Q =^okays\i2c@a800002qcom,geni-i2c£¨@a{/aeseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“\‌default ^disableds]spi@a800002qcom,geni-spi£¨@a{/aeseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“]^‌default ^disableds^i2c@a840002qcom,geni-i2c£¨@@b{/ceseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“_‌default ^disableds_spi@a840002qcom,geni-spi£¨@@b{/ceseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“`a‌default ^disableds`i2c@a880002qcom,geni-i2c£¨€@c{/eeseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“b‌default ^disabledsaspi@a880002qcom,geni-spi£¨€@c{/eeseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“cd‌default ^disabledsbi2c@a8c0002qcom,geni-i2c£¨ہ@d{/geseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“e‌default ^okaysctypec-mux@e&2qcom,wcd9395-usbssqcom,wcd9390-usbss£%f0gک<Hsdports port@0£endpoint[hsspi@a8c0002qcom,geni-spi£¨ہ@d{/geseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“ij‌default ^disabledsei2c@a900002qcom,geni-i2c£©@e{/ieseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“k‌default ^disabledsfspi@a900002qcom,geni-spi£©@e{/ieseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“lm‌default ^disabledsgi2c@a940002qcom,geni-i2c£©@@f{/keseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“n‌default ^disabledshspi@a940002qcom,geni-spi£©@@f{/keseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“op‌default ^disabledsii2c@a980002qcom,geni-i2c£©€@k{/meseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“q‌default ^okayc€sjhdmi-bridge@2b2lontium,lt9611uxc£+lgU0g%rks“tu‌defaultskports port@0£endpoint[vsذport@2£endpoint[wsspi@a980002qcom,geni-spi£©€@k{/meseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“xy‌default ^disabledsli2c@a9c0002qcom,geni-i2c£©ہ@C{/oeseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“z‌default ^disabledsmspi@a9c0002qcom,geni-spi£©ہ@C{/oeseHظ0012Zqqup-corequp-configqup-memory „[[‰txrx“{|‌default ^disabledsninterconnect@15000002qcom,sm8650-cnoc-main£P@€ûçs~interconnect@16000002qcom,sm8650-config-noc£`bûçs2interconnect@16800002qcom,sm8650-system-noc£hذ€ûçsointerconnect@16c00002qcom,sm8650-pcie-anoc£l"{// ûçs}interconnect@16e00002qcom,sm8650-aggre1-noc£nd{//ûçsZinterconnect@17000002qcom,sm8650-aggre2-noc£pن{ûçsinterconnect@17800002qcom,sm8650-mmss-noc£x¸ûçsاrng@10c30002qcom,sm8650-trngqcom,trng£0sppcie@1c00000—pci"2qcom,pcie-sm8650qcom,pcie-sm8550P£ہ0`` ¨``vparfdbielbiatuconfig`چژڈگ‘’“”(€msi0msi1msi2msi3msi4msi5msi6msi7@{/$/&/'/,/-/ //Ieauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggrcnoc_sf_axiگ/—pci0ظ}1~qpcie-memcpu-pcie§/ £.. •–—ک»ى خضےمô‏ے* pciephy 8=` `0`0ذQ^okayg`"g^“€‌defaultsqpcie@0—pci£‏ے =srwifi@0 2pci17cb,1107£«H¼IتJظKèLùM N.پ@‚phy@1c06000 2qcom,sm8650-qmp-gen3x2-pcie-phy£ہ` ({/$/&/(/*eauxcfg_ahbrefrchngpipeR/(bُلگ/—phy§/Vwpcie0_pipe_clkٹ^okay•ƒ¥„s*pcie@1c08000—pci"2qcom,pcie-sm8650qcom,pcie-sm8550P£ہ€0@@ ¨@@vparfdbielbiatuconfig`34589:vw(€msi0msi1msi2msi3msi4msi5msi6msi7@{/./0/1/8/9/ //Ieauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggrcnoc_sf_axiR/.b$ّگ// —pcilink_down0ظ}1~qpcie-memcpu-pcie§/ £.€.پ ²³¶·»ى خ€پضےمô‏ے+ pciephyQ 8=@ @0@0ذ^okaygc"ga“…‌defaultsspcie@0—pci£‏ے =phy@1c0e000 2qcom,sm8650-qmp-gen4x2-pcie-phy£ہà ({/2/0/4/6eauxcfg_ahbrefrchngpipeR/4bُلگ// —phyphy_nocsr§/Vwpcie1_pipe_clkٹ^okay•†¥„µƒs+dma-controller@1dc40002qcom,bam-v1.7.0£ـ@€?J.€.پئخs‡crypto@1dfa000)2qcom,sm8650-qceqcom,sm8150-qceqcom,qce£ك `ظqmemory„‡‡‰rxtxJ.€.پstphy@1d800002qcom,sm8650-qmp-ufs-phy£ط {/،erefref_auxqrefگˆ—ufsphy§/Vٹ^okay•‰¥„s,ufs@1d84000+2qcom,sm8650-ufshcqcom,ufshcjedec,ufs-2.0£ط@0 @{/›//ڑ/ھ/¨/¤/¦necore_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@çُلJہُلJہُلJہگ/—rst0ظZ12%qufs-ddrcpu-ufs§/ُٹJ.`‹, ufsphy^okay0gزkŒ ض 1چ=O€sˆcrypto@1d88000;2qcom,sm8650-inline-crypto-engineqcom,inline-crypto-engine£ط€€{/‍s‹hwlock@1f400002qcom,tcsr-mutex£ôOs%clock-controller@1fc00002qcom,sm8650-tcsrsyscon£ü {Vsgpu@3d00000!2qcom,adreno-43051401qcom,adreno0£ذظà ض#vkgsl_3d0_reg_memorycx_memcx_dbgc,Jژژ]ڈqگ%^okayszap-shaderz‘ˆqcom/sm8650/gen70900_zap.mbnopp-table2operating-points-v2sڈopp-231000000– ؤاہ‌4opp-310000000–z9€‌8opp-366000000–ذ·€‌<opp-422000000–'5€‌@opp-500000000–حe‌Popp-578000000–"s”€‌€opp-629000000–%}ا@‌گopp-680000000–(‡ْ‌ہopp-720000000–*êT‌àopp-770000000–-هD€‌opp-834000000–1µش€‌@gmu@3d6a000&2qcom,adreno-gmu-750.1qcom,adreno-gmu0£ض Pص(vgmursccgmu_pdc01€hfigmu8{’’’//"’’!eahbgmucxoaximemnochubdemet§’’µcxgxJژ§“]”sگopp-table2operating-points-v2s”opp-260000000–I‌@opp-625000000–%@¾@‌€clock-controller@3d900002qcom,sm8650-gpucc£ظ {'/ /!Vs’iommu@3da0000@2qcom,sm8650-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500£ع°½8،¥¦§¨©ھ«¬®¯¦ـ>?@A“•ک™ڑœ‌» {’/"/#’ehlosbusifaceahb§’Qsژipa@3f40000 2qcom,sm8650-ipaqcom,sm8550-ipaJ. .¢0£ôُPà@ہvipa-regipa-sharedgsi8lژ°••(€ipagsiipa-clock-queryipa-setup-ready{ecore0ظ12qmemoryconfig§“ذ––*لipa-clock-enabled-validipa-clock-enabled^okay÷selfz—ˆqcom/sm8650/ipa_fws.mbnsuremoteproc@40800002qcom,sm8650-mpss-pas£@@Llککککک0€wdogfatalreadyhandoverstop-ackshutdown-ack{exoظ§™™µcxmsszڑ›œ‌‍§“ذںلstop^okay0ˆqcom/sm8650/modem.mbnqcom/sm8650/modem_dtb.mbnsvglink-edgel&€& mpsscodec@6aa000082qcom,sm8650-lpass-wsa-macroqcom,sm8550-lpass-wsa-macro£ھ({ D f g،emclkmacrodcodecfsgenV wwsa2-mclk s¢soundwire@6ab00002qcom,soundwire-v2.0.0£««{¢eifaceWSA2“£‌default- =??ڈےےے Rےے ے eےےےےےےےےے xےےےےےےےےےےے ٹےےےےےےےےےےے ›ےےےےےےےےےےے ² حےےےےےےےےےےےےے êےےےےےےےےےےےےے ^disabledswcodec@6ac000062qcom,sm8650-lpass-rx-macroqcom,sm8550-lpass-rx-macro£¬({ @ f g،emclkmacrodcodecfsgenVwmclk s¤soundwire@6ad00002qcom,soundwire-v2.0.0£›{¤eifaceRX“¥‌default-=ےے1ےےےR ےےےےےeےےےےےxےےےےےےےےےٹےےےےےےےےے›ےےےےےےے²ےےےےےےےےحےےےےےےےےêےےےےے ^okayscodec@0,42sdw20217010e00£ s"codec@6ae000062qcom,sm8650-lpass-tx-macroqcom,sm8550-lpass-tx-macro£®({ 9 f g،emclkmacrodcodecfsgenVwmclk s¬codec@6b0000082qcom,sm8650-lpass-wsa-macroqcom,sm8550-lpass-wsa-macro£°({ B f g،emclkmacrodcodecfsgenVwmclk s¦soundwire@6b100002qcom,soundwire-v2.0.0£±ھ{¦eifaceWSA“§‌default- =??ڈےےے Rےے ے eےےےےےےےےے xےےےےےےےےےےے ٹےےےےےےےےےےے ›ےےےےےےےےےےے ² حےےےےےےےےےےےےے êےےےےےےےےےےےےے ^okays speaker@0,02sdw20217020400£“¨‌default© 'SpkrLeft9fHھV sspeaker@0,12sdw20217020400£“«‌defaultgM 'SpkrRight9fHھV ssoundwire@6d300002qcom,soundwire-v2.0.0£سً€corewakeup{¬eifaceTX“‌default-hRexےےےےٹےےےے›ےےےے²ےےےےحےےےےê ^okayscodec@0,32sdw20217010e00£پs#codec@6d4400062qcom,sm8650-lpass-va-macroqcom,sm8550-lpass-va-macro£ش@${ 9 f gemclkmacrodcodecVwfsgen s،pinctrl@6e800002qcom,sm8650-lpass-lpi-pinctrl£è{ f gecoreaudio–¦²©s©tx-swr-active-statesclk-pins¾gpio0أswr_tx_clkجغهdata-pins¾gpio1gpio2gpio14أswr_tx_dataجغٍrx-swr-active-states¥clk-pins¾gpio3أswr_rx_clkجغهdata-pins¾gpio4gpio5أswr_rx_dataجغٍdmic01-default-statesxclk-pins¾gpio6 أdmic1_clkج data-pins¾gpio7أdmic1_dataج dmic23-default-statesyclk-pins¾gpio8 أdmic2_clkج data-pins¾gpio9أdmic2_dataج wsa-swr-active-states§clk-pins¾gpio10أwsa_swr_clkجغهdata-pins¾gpio11 أwsa_swr_dataجغٍwsa2-swr-active-states£clk-pins¾gpio15 أwsa2_swr_clkجغهdata-pins¾gpio16أwsa2_swr_dataجغٍspkr-1-sd-n-active-state¾gpio21أgpioجه s¨interconnect@74000002qcom,sm8650-lpass-lpiaon-noc£@گ€çûszinterconnect@74300002qcom,sm8650-lpass-lpicx-noc£C¢çûsَinterconnect@7e400002qcom,sm8650-lpass-ag-noc£نà€çûs{mmc@8804000$2qcom,sm8650-sdhciqcom,sdhci-msm-v5£€@دك€hc_irqpwr_irq{/”/•eifacecorexo0ظ12 qsdhc-ddrcpu-sdhc§™]®J.@ $ . >d, N€hQ^okay ^¯ g° s± € ˆ“²³ ڈ´³‌defaultsleeps|opp-table2operating-points-v2s®opp-19200000–$ُّµopp-50000000–ًْ€ُ¶opp-100000000–ُلُ·opp-202000000– F€ُ¸clock-controller@aaf00002qcom,sm8650-videocc£ ¯{'/¸§™Vs}cci@ac15000!2qcom,sm8650-cciqcom,msm8996-cci£ ءPھ§¹{¹¹¹ ecamnoc_axicpas_ahbcci“؛» ڈ¼½‌defaultsleep ^disabled s~i2c-bus@0£cB@ si2c-bus@1£cB@ s€cci@ac16000!2qcom,sm8650-cciqcom,msm8996-cci£ ء`«§¹{¹¹¹ecamnoc_axicpas_ahbcci“¾؟ ڈہء‌defaultsleep ^disabled sپi2c-bus@0£cB@ s‚i2c-bus@1£cB@ sƒcci@ac17000!2qcom,sm8650-cciqcom,msm8996-cci£ ءp¬§¹{¹¹¹ecamnoc_axicpas_ahbcci“آأ ڈؤإ‌defaultsleep ^disabled s„i2c-bus@0£cB@ s…i2c-bus@1£cB@ s†clock-controller@ade00002qcom,sm8650-camcc£ ق{/'()§™Vs¹display-subsystem@ae000002qcom,sm8650-mdss£ àvmdssS{ئ/ئ=گئ0ظا1qmdp0-memmdp1-mem§ئJ.×ى =^okaysبdisplay-controller@ae010002qcom,sm8650-dpu £ àً ë vmdpvbiflب({/ئئ@ئ=ئIenrt_busifacelutcorevsyncRئIb$ّ]ة§™s‡ports port@0£endpoint[تsدport@1£endpoint[ثsزport@2£endpoint[جsصopp-table2operating-points-v2sةopp-200000000–ëآُ¶opp-325000000–_@ُ·opp-375000000–Zہُ¸opp-514000000–£€ُٹdsi@ae94000(2qcom,sm8650-dsi-ctrlqcom,mdss-dsi-ctrl£ é@ vdsi_ctrllب0{ئئئBئ8ئ/$ebytebyte_intfpixelcoreifacebusRئئC ™حح]خ§™ح dsi ^okay °„sˆports port@0£endpoint[دsتport@1£endpoint[ذ ¼svopp-table2operating-points-v2sخopp-187500000–-àُ¶opp-300000000–ل£ُ·opp-358000000–V¥€ُ¸phy@ae950002qcom,sm8650-dsi-phy-4nm0£ éP éR€ éUvdsi_phydsi_phy_lanedsi_pll{ئ eifacerefVٹ^okay اƒsحdsi@ae96000(2qcom,sm8650-dsi-ctrlqcom,mdss-dsi-ctrl£ é` vdsi_ctrllب0{ئئئDئ:ئ/$ebytebyte_intfpixelcoreifacebusRئ ئE ™رر]خ§™ر dsi ^disableds‰ports port@0£endpoint[زsثport@1£endpointsٹphy@ae970002qcom,sm8650-dsi-phy-4nm0£ ép ér€ éuvdsi_phydsi_phy_lanedsi_pll{ئ eifacerefVٹ ^disabledsرdisplayport-controller@af540002qcom,sm8650-dpP£ ُ@ ُBہ ُPp ُ`œ ُpœlب({ئئئئئ;ecore_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelRئئ ™--]س§™- dp ^okays‹opp-table2operating-points-v2sسopp-162000000– §ى€ُشopp-270000000–ك€ُ¶opp-540000000– /؟ُ¸opp-810000000–0G‍€ُٹports port@0£endpoint[صsجport@1£endpoint[ض ¼sغclock-controller@af000002qcom,sm8650-dispcc£ ً\{'(/)ححرر--§™ُ¶V^okaysئphy@88e300062qcom,sm8650-snps-eusb2-phyqcom,sm8550-snps-eusb2-phy£ژ0T{erefگ/ٹ^okay%ƒ س„×sفphy@88e80002qcom,sm8650-qmp-usb3-dp-phy£ژ€0 {/³/µ/¶eauxrefcom_auxusb3_pipeگ//—phycommon§/VٹH^okay•„¥طs-ports port@0£endpoint[ظsport@1£endpoint[عsكport@2£endpoint[غsضusb@a6f88002qcom,sm8650-dwc3qcom,dwc3£ oˆDl‚ƒـــ<€pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irq0{/ ///²/¯&ecfg_noccoreifacesleepmock_utmixoR/¯/b$ّëآگ/§/ُٹ =^okaysŒusb@a600000 2snps,dwc3£ `ح…J.@ف- usb2-phyusb3-phy ل ُ + C [ s ‹ ، · جQ غotg مsچports port@0£endpoint[قsport@1£endpoint[كsعinterrupt-controller@b2200002qcom,sm8650-pdcqcom,pdc £"@ًdH َà^^a}?~جٹûڈôى×sـthermal-sensor@c228000 2qcom,sm8650-tsensqcom,tsens-v2 £"€" ْ€€uplowcriticals‎thermal-sensor@c229000 2qcom,sm8650-tsensqcom,tsens-v2 £"گ"0ûپ€uplowcriticals‏thermal-sensor@c22a000 2qcom,sm8650-tsensqcom,tsens-v2 £" "@ü‚€uplowcritical sےpower-management@c300000#2qcom,sm8650-aoss-qmpqcom,aoss-qmp£0&l&€&Vs“sram@c3f00002qcom,rpmh-stats£?spmi@c4000002qcom,spmi-pmic-arbP£@0P@DLBذ@vcorechnlsobsrvrintrcnfglـ€periph_irqئ'4×ى sژpmic@c2qcom,pm8010qcom,spmi-pmic£ sڈtemp-alarm@24002qcom,spmi-temp-alarm£$$s pmic@d2qcom,pm8010qcom,spmi-pmic£ sگtemp-alarm@24002qcom,spmi-temp-alarm£$ $s pmic@12qcom,pm8550qcom,spmi-pmic£ s‘temp-alarm@a002qcom,spmi-temp-alarm£ sgpio@8800 2qcom,pm8550-gpioqcom,spmi-gpio£ˆ–²¯¦×ىs¯sdc2-card-det-state¾gpio12أnormal@ M\s³volume-up-n-state¾gpio6أnormal@ \sled-controller@ee00*2qcom,pm8550-flash-ledqcom,spmi-flash-led£î ^disableds’pwm!2qcom,pm8550-pwmqcom,pm8350c-pwmi^okay s“led@1£أstatustzoffled@2£أstatustzoffled@3£أstatustzoffpmic@72qcom,pm8550qcom,spmi-pmic£ s”temp-alarm@a002qcom,spmi-temp-alarm£ sgpio@8800!2qcom,pm8550b-gpioqcom,spmi-gpio£ˆ–²à¦×ىsàphy@fd002qcom,pm8550b-eusb2-repeater£‎ٹˆf•لs×pmic@82qcom,pm8550qcom,spmi-pmic£ s•temp-alarm@a002qcom,spmi-temp-alarm£ s gpio@8800"2qcom,pm8550ve-gpioqcom,spmi-gpio£ˆ–²â¦×ىsâpmic@22qcom,pm8550qcom,spmi-pmic£ s–temp-alarm@a002qcom,spmi-temp-alarm£ sgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆ–²م¦×ىsمpmic@32qcom,pm8550qcom,spmi-pmic£ s—temp-alarm@a002qcom,spmi-temp-alarm£ sgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆ–²ن¦×ىsنpmic@42qcom,pm8550qcom,spmi-pmic£ sکtemp-alarm@a002qcom,spmi-temp-alarm£ sgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆ–²ه¦×ىsهpmic@62qcom,pm8550qcom,spmi-pmic£ s™temp-alarm@a002qcom,spmi-temp-alarm£ sgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆ–²و¦×ىsوpmic@02qcom,pm8550qcom,spmi-pmic£ sڑpon@13002qcom,pmk8350-pon£ vhlospbss›pwrkey2qcom,pmk8350-pwrkey،t^okaysœresin2qcom,pmk8350-resin^okay،rs‌rtc@61002qcom,pmk8350-rtc£ab vrtcalarmb^okays‍nvram@71002qcom,spmi-sdam£q =qsںreboot-reason@48£H¬sgpio@8800!2qcom,pmk8550-gpioqcom,spmi-gpio£¸–²ç¦×ىsçpinctrl@f1000002qcom,sm8650-tlmm£0ذ–¦×ى²gس±ـ؟ Jsgcci0-0-default-states؛sda-pins¾gpio113أcci_i2c_sdaج@کscl-pins¾gpio114أcci_i2c_sclج@کcci0-0-sleep-states¼sda-pins¾gpio113أcci_i2c_sdaجشscl-pins¾gpio114أcci_i2c_sclجشcci0-1-default-states»sda-pins¾gpio115أcci_i2c_sdaج@کscl-pins¾gpio116أcci_i2c_sclج@کcci0-1-sleep-states½sda-pins¾gpio115أcci_i2c_sdaجشscl-pins¾gpio116أcci_i2c_sclجشcci1-0-default-states¾sda-pins¾gpio117أcci_i2c_sdaج@کscl-pins¾gpio118أcci_i2c_sclج@کcci1-0-sleep-statesہsda-pins¾gpio117أcci_i2c_sdaجشscl-pins¾gpio118أcci_i2c_sclجشcci1-1-default-states؟sda-pins¾gpio12أcci_i2c_sdaج@کscl-pins¾gpio13أcci_i2c_sclج@کcci1-1-sleep-statesءsda-pins¾gpio12أcci_i2c_sdaجشscl-pins¾gpio13أcci_i2c_sclجشcci2-0-default-statesآsda-pins¾gpio112أcci_i2c_sdaج@کscl-pins¾gpio153أcci_i2c_sclج@کcci2-0-sleep-statesؤsda-pins¾gpio112أcci_i2c_sdaجشscl-pins¾gpio153أcci_i2c_sclجشcci2-1-default-statesأsda-pins¾gpio119أcci_i2c_sdaج@کscl-pins¾gpio120أcci_i2c_sclج@کcci2-1-sleep-statesإsda-pins¾gpio119أcci_i2c_sdaجشscl-pins¾gpio120أcci_i2c_sclجشhub-i2c0-data-clk-state¾gpio64gpio65أi2chub0_se0ج@sPhub-i2c1-data-clk-state¾gpio66gpio67أi2chub0_se1ج@sQhub-i2c2-data-clk-state¾gpio68gpio69أi2chub0_se2ج@sRhub-i2c3-data-clk-state¾gpio70gpio71أi2chub0_se3ج@sShub-i2c4-data-clk-state¾gpio72gpio73أi2chub0_se4ج@sThub-i2c5-data-clk-state¾gpio74gpio75أi2chub0_se5ج@sUhub-i2c6-data-clk-state¾gpio76gpio77أi2chub0_se6ج@sVhub-i2c7-data-clk-state¾gpio78gpio79أi2chub0_se7ج@sWhub-i2c8-data-clk-state¾gpio206gpio207أi2chub0_se8ج@sXhub-i2c9-data-clk-state¾gpio80gpio81أi2chub0_se9ج@sYpcie0-default-states€perst-pins¾gpio94أgpioجشclkreq-pins¾gpio95أpcie0_clk_req_nج@wake-pins¾gpio96أgpioج@pcie1-default-states…perst-pins¾gpio97أgpioجشclkreq-pins¾gpio98أpcie1_clk_req_nج@wake-pins¾gpio99أgpioج@qup-i2c0-data-clk-state¾gpio32gpio33 أqup1_se0ج@s\qup-i2c1-data-clk-state¾gpio36gpio37 أqup1_se1ج@s_qup-i2c2-data-clk-state¾gpio40gpio41 أqup1_se2ج@sbqup-i2c3-data-clk-state¾gpio44gpio45 أqup1_se3ج@کsequp-i2c4-data-clk-state¾gpio48gpio49 أqup1_se4ج@skqup-i2c5-data-clk-state¾gpio52gpio53 أqup1_se5ج@snqup-i2c6-data-clk-state¾gpio56gpio57 أqup1_se6ج@sqqup-i2c7-data-clk-state¾gpio60gpio61 أqup1_se7ج@szqup-i2c8-data-clk-state¾gpio0gpio1 أqup2_se0ج@s4qup-i2c9-data-clk-state¾gpio4gpio5 أqup2_se1ج@s7qup-i2c10-data-clk-state¾gpio8gpio9 أqup2_se2ج@s:qup-i2c11-data-clk-state¾gpio12gpio13 أqup2_se3ج@s=qup-i2c12-data-clk-state¾gpio16gpio17 أqup2_se4ج@s@qup-i2c13-data-clk-state¾gpio20gpio21 أqup2_se5ج@sCqup-i2c14-data-clk-state¾gpio24gpio25 أqup2_se6ج@s qup-spi0-cs-state¾gpio35 أqup1_se0جهs^qup-spi0-data-clk-state¾gpio32gpio33gpio34 أqup1_se0جهs]qup-spi1-cs-state¾gpio39 أqup1_se1جهsaqup-spi1-data-clk-state¾gpio36gpio37gpio38 أqup1_se1جهs`qup-spi2-cs-state¾gpio43 أqup1_se2جهsdqup-spi2-data-clk-state¾gpio40gpio41gpio42 أqup1_se2جهscqup-spi3-cs-state¾gpio47 أqup1_se3جهsjqup-spi3-data-clk-state¾gpio44gpio45gpio46 أqup1_se3جهsiqup-spi4-cs-state¾gpio51 أqup1_se4جهsmqup-spi4-data-clk-state¾gpio48gpio49gpio50 أqup1_se4جهslqup-spi5-cs-state¾gpio55 أqup1_se5جهspqup-spi5-data-clk-state¾gpio52gpio53gpio54 أqup1_se5جهsoqup-spi6-cs-state¾gpio59 أqup1_se6جهsyqup-spi6-data-clk-state¾gpio56gpio57gpio58 أqup1_se6جهsxqup-spi7-cs-state¾gpio63 أqup1_se7جهs|qup-spi7-data-clk-state¾gpio60gpio61gpio62 أqup1_se7جهs{qup-spi8-cs-state¾gpio3 أqup2_se0جهs6qup-spi8-data-clk-state¾gpio0gpio1gpio2 أqup2_se0جهs5qup-spi9-cs-state¾gpio7 أqup2_se1جهs9qup-spi9-data-clk-state¾gpio4gpio5gpio6 أqup2_se1جهs8qup-spi10-cs-state¾gpio11 أqup2_se2جهs<qup-spi10-data-clk-state¾gpio8gpio9gpio10 أqup2_se2جهs;qup-spi11-cs-state¾gpio15 أqup2_se3جهs?qup-spi11-data-clk-state¾gpio12gpio13gpio14 أqup2_se3جهs>qup-spi12-cs-state¾gpio19 أqup2_se4جهsBqup-spi12-data-clk-state¾gpio16gpio17gpio18 أqup2_se4جهsAqup-spi13-cs-state¾gpio23 أqup2_se5جهsEqup-spi13-data-clk-state¾gpio20gpio21gpio22 أqup2_se5جهsDqup-spi14-cs-state¾gpio27 أqup2_se6جهs،qup-spi14-data-clk-state¾gpio24gpio25gpio26 أqup2_se6جهs¢qup-uart14-default-state¾gpio26gpio27 أqup2_se6ج@sFqup-uart14-cts-rts-state¾gpio24gpio25 أqup2_se6جشsGqup-uart15-default-state¾gpio30gpio31 أqup2_se7جهsOsdc2-sleep-states´clk-pins ¾sdc2_clkجهcmd-pins ¾sdc2_cmdج@data-pins ¾sdc2_dataج@sdc2-default-states²clk-pins ¾sdc2_clkجهcmd-pins ¾sdc2_cmdج @data-pins ¾sdc2_dataج @bt-default-states%bt-en-pins¾gpio17أgpioجهsw-ctrl-pins¾gpio18أgpioشlt9611-irq-state¾gpio85أgpioهstlt9611-rst-state¾gpio28أgpio suspkr-2-sd-n-active-state¾gpio77أgpioجه s«wcd-reset-n-active-state¾gpio107أgpioجه s!wlan-en-state¾gpio16أgpioجشs$iommu@15000000/2qcom,sm8650-smmu-500qcom,smmu-500arm,mmu-500£ŒAabcdefghijklmnopqrstuvµ¶·¸¹؛»¼½¾؟ہ;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY‹Œچژڈگ‘’“”•–—ک™¢£œ¥آ§¨©±²³´µ¶·¸°½Qs.interrupt-controller@171000002arm,gic-v3 £ ى×مْ =smsi-controller@171400002arm,gic-v3-its£stimer@174200002arm,armv7-timer-mem£B= frame@17421000£BB )frame@17423000£B0 ) ^disabledframe@17425000£BP ) ^disabledframe@17427000£Bp) ^disabledframe@17429000£Bگ) ^disabledframe@1742b000£B° ) ^disabledframe@1742d000£Bذ) ^disabledrsc@17a000002qcom,rpmh-rsc@£ ،¢£vdrv-0drv-1drv-2$§6 F R apps_rscs£bcm-voter2qcom,bcm-votersclock-controller2qcom,sm8650-rpmh-clk{èexoVspower-controller2qcom,sm8650-rpmhpd]és™opp-table2operating-points-v2séopp-16‌s¤opp-48‌0sµopp-52‌4s¥opp-56‌8sشopp-60‌<s¦opp-64‌@s¶opp-80‌Ps§opp-128‌€s·opp-144‌گs¨opp-192‌ہs¸opp-256‌sٹopp-320‌@s©opp-336‌Psھopp-384‌€s«opp-416‌ s¬regulators-02qcom,pm8550-rpmh-regulatorsbêrê‚ëکى¦ë¸ëةëعىéيّي î bbob1 #vreg_bob1 22K J2qcom,sm8650-pmic-glinkqcom,sm8550-pmic-glinkqcom,pmic-glink ضgconnector@02usb-c-connector£èdualَdualports port@0£endpoint[sقport@1£endpoint[sظport@2£endpoint[shregulator-lt9611-1v22regulator-fixed #LT9611_1V2 2O€ JO€‎êgO srregulator-lt9611-3v32regulator-fixed #LT9611_3V3 22Z J2Z ‎gN sssound(2qcom,sm8650-sndcardqcom,sm8450-sndcard,SM8650-HDKص SpkrLeft INWSA_SPK1 OUTSpkrRight INWSA_SPK2 OUTIN1_HPHLHPHL_OUTIN2_HPHRHPHR_OUTAMIC1MIC BIAS1AMIC2MIC BIAS2AMIC5MIC BIAS4TX SWR_INPUT0ADC1_OUTPUTTX SWR_INPUT1ADC2_OUTPUTTX SWR_INPUT3ADC4_OUTPUTwcd-playback-dai-link .WCD Playbackcpu8qcodec8¤platform8wcd-capture-dai-link.WCD Capturecpu8xcodec8¬platform8wsa-dai-link .WSA Playbackcpu8icodec8 ¦platform8regulator-vph-pwr2regulator-fixed #vph_pwr 28u J8u BVsêregulator-vreg-bob-3v32regulator-fixed #VREG_BOB_3P3 22Z J2Z ‎êsaudio-codec&2qcom,wcd9395-codecqcom,wcd9390-codec“!‌defaulthw@€w@کw@°w@ ب$ّIً‌ب، ، ، ، ، ïً أP?"N#0gk]fmfHf}ë swcn7850-pmu2qcom,wcn7850-pmu‌default“$%‘g£g%&³fہھ¼'ذïùى ي{regulatorsldo0 #vreg_pmu_rfa_cmnsHldo1 #vreg_pmu_aon_0p59sIldo2 #vreg_pmu_wlcx_0p8sJldo3 #vreg_pmu_wlmx_0p85sKldo4 #vreg_pmu_btcmx_0p85sجldo5 #vreg_pmu_rfa_0p8sLldo6 #vreg_pmu_rfa_1p2sMldo7 #vreg_pmu_rfa_1p8sNldo8 #vreg_pmu_pcie_0p9sپldo9 #vreg_pmu_pcie_1p8s‚__symbols__ق/clocks/xo-boardç/clocks/sleep-clkٌ/clocks/bi-tcxo-div2-clk‏/clocks/bi-tcxo-ao-div2-clk/cpus/cpu@0/cpus/cpu@0/l2-cache/cpus/cpu@0/l2-cache/l3-cache/cpus/cpu@100"/cpus/cpu@200'/cpus/cpu@200/l2-cache./cpus/cpu@3003/cpus/cpu@4008/cpus/cpu@400/l2-cache?/cpus/cpu@500D/cpus/cpu@500/l2-cacheK/cpus/cpu@600P/cpus/cpu@600/l2-cacheW/cpus/cpu@700\/cpus/cpu@700/l2-cache c/cpus/idle-states/cpu-sleep-0-0 v/cpus/idle-states/cpu-sleep-1-0 ‡/cpus/idle-states/cpu-sleep-2-0)‌/cpus/domain-idle-states/cluster-sleep-0)/cpus/domain-idle-states/cluster-sleep-1½/firmware/scmء/interconnect-0ت/interconnect-1ز/psci/power-domain-cpu0ع/psci/power-domain-cpu1â/psci/power-domain-cpu2ê/psci/power-domain-cpu3ٍ/psci/power-domain-cpu4ْ/psci/power-domain-cpu5/psci/power-domain-cpu6 /psci/power-domain-cpu7/psci/power-domain-cluster/reserved-memory-/reserved-memory/hyp@80000000$5/reserved-memory/cpusys-vm@80e00000,C/reserved-memory/xbl-dt-log-merged@81a00000%Y/reserved-memory/aop-cmd-db@81c60000.h/reserved-memory/aop-tme-uefi-merged@81c80000Œ/reserved-memory/smem@81d00000#€/reserved-memory/adsp-mhi@81f00000 چ/reserved-memory/pvmfw@824a0000&—/reserved-memory/global-sync@82600000"§/reserved-memory/tz-stat@82700000³/reserved-memory/qdss@82800000(¼/reserved-memory/qlink-logging@84800000#خ/reserved-memory/mpss-dsm@86b00000%غ/reserved-memory/mpss-dsm-2@8b400000ê/reserved-memory/mpss@8bc00000&َ/reserved-memory/q6-mpss-dtb@9b000000!/reserved-memory/ipa-fw@9b080000"/reserved-memory/ipa-gsi@9b090000)/reserved-memory/gpu-micro-code@9b09a000-/reserved-memory/spss@9b0a0000(=/reserved-memory/spu-tz-shared@9b280000+O/reserved-memory/spu-modem-shared@9b2e0000!d/reserved-memory/camera@9b300000 o/reserved-memory/video@9bb00000y/reserved-memory/cvp@9c300000پ/reserved-memory/cdsp@9ca00000&ٹ/reserved-memory/q6-cdsp-dtb@9de00000&ڑ/reserved-memory/q6-adsp-dtb@9de80000#ھ/reserved-memory/adspslpi@9df00000 ·/reserved-memory/rmtfs@d7c00000$ء/reserved-memory/tz-merged@d8000000(د/reserved-memory/hwfence-shbuf@e6440000&ف/reserved-memory/trust-ui-vm@f3800000!ي/reserved-memory/oem-vm@f7c00000#ّ/reserved-memory/llcc-lpi@ff800000/smp2p-adsp/master-kernel/smp2p-adsp/slave-kernel"/smp2p-cdsp/master-kernel1/smp2p-cdsp/slave-kernel?/smp2p-modem/master-kernelO/smp2p-modem/slave-kernel^/smp2p-modem/ipa-ap-to-modeml/smp2p-modem/ipa-modem-to-apy/soc@0}/soc@0/clock-controller@100000پ/soc@0/mailbox@406000†/soc@0/dma-controller@800000ڈ/soc@0/geniqup@8c0000!ڑ/soc@0/geniqup@8c0000/i2c@880000!ں/soc@0/geniqup@8c0000/spi@880000!¤/soc@0/geniqup@8c0000/i2c@884000!©/soc@0/geniqup@8c0000/spi@884000!®/soc@0/geniqup@8c0000/i2c@888000!´/soc@0/geniqup@8c0000/spi@888000!؛/soc@0/geniqup@8c0000/i2c@88c000!ہ/soc@0/geniqup@8c0000/spi@88c000!ئ/soc@0/geniqup@8c0000/i2c@890000!ج/soc@0/geniqup@8c0000/spi@890000!ز/soc@0/geniqup@8c0000/i2c@894000!ط/soc@0/geniqup@8c0000/spi@894000$ق/soc@0/geniqup@8c0000/serial@898000$ه/soc@0/geniqup@8c0000/serial@89c000ى/soc@0/geniqup@9c0000!‎/soc@0/geniqup@9c0000/i2c@980000!/soc@0/geniqup@9c0000/i2c@984000!/soc@0/geniqup@9c0000/i2c@988000!/soc@0/geniqup@9c0000/i2c@98c000!%/soc@0/geniqup@9c0000/i2c@990000!//soc@0/geniqup@9c0000/i2c@994000!9/soc@0/geniqup@9c0000/i2c@998000!C/soc@0/geniqup@9c0000/i2c@99c000!M/soc@0/geniqup@9c0000/i2c@9a0000!W/soc@0/geniqup@9c0000/i2c@9a4000a/soc@0/dma-controller@a00000j/soc@0/geniqup@ac0000!u/soc@0/geniqup@ac0000/i2c@a80000!z/soc@0/geniqup@ac0000/spi@a80000!/soc@0/geniqup@ac0000/i2c@a84000!„/soc@0/geniqup@ac0000/spi@a84000!‰/soc@0/geniqup@ac0000/i2c@a88000!ژ/soc@0/geniqup@ac0000/spi@a88000!“/soc@0/geniqup@ac0000/i2c@a8c000-ک/soc@0/geniqup@ac0000/i2c@a8c000/typec-mux@eC¢/soc@0/geniqup@ac0000/i2c@a8c000/typec-mux@e/ports/port@0/endpoint!´/soc@0/geniqup@ac0000/spi@a8c000!¹/soc@0/geniqup@ac0000/i2c@a90000!¾/soc@0/geniqup@ac0000/spi@a90000!أ/soc@0/geniqup@ac0000/i2c@a94000!ب/soc@0/geniqup@ac0000/spi@a94000!ح/soc@0/geniqup@ac0000/i2c@a980000ز/soc@0/geniqup@ac0000/i2c@a98000/hdmi-bridge@2bFك/soc@0/geniqup@ac0000/i2c@a98000/hdmi-bridge@2b/ports/port@0/endpointFè/soc@0/geniqup@ac0000/i2c@a98000/hdmi-bridge@2b/ports/port@2/endpoint!َ/soc@0/geniqup@ac0000/spi@a98000!ّ/soc@0/geniqup@ac0000/i2c@a9c000!‎/soc@0/geniqup@ac0000/spi@a9c000/soc@0/interconnect@1500000/soc@0/interconnect@1600000/soc@0/interconnect@1680000"/soc@0/interconnect@16c0000+/soc@0/interconnect@16e00006/soc@0/interconnect@1700000A/soc@0/interconnect@1780000J/soc@0/rng@10c3000N/soc@0/pcie@1c00000T/soc@0/pcie@1c00000/pcie@0^/soc@0/phy@1c06000h/soc@0/pcie@1c08000n/soc@0/phy@1c0e000x/soc@0/dma-controller@1dc4000‚/soc@0/crypto@1dfa000‰/soc@0/phy@1d80000•/soc@0/ufs@1d84000/soc@0/crypto@1d88000 /soc@0/hwlock@1f40000 «/soc@0/clock-controller@1fc0000°/soc@0/gpu@3d00000´/soc@0/gpu@3d00000/opp-tablev/soc@0/gmu@3d6a000آ/soc@0/gmu@3d6a000/opp-table ذ/soc@0/clock-controller@3d90000ض/soc@0/iommu@3da0000â/soc@0/ipa@3f40000و/soc@0/remoteproc@4080000ِ/soc@0/codec@6aa0000/soc@0/soundwire@6ab0000/soc@0/codec@6ac0000/soc@0/soundwire@6ad0000#/soc@0/soundwire@6ad0000/codec@0,4%/soc@0/codec@6ae00003/soc@0/codec@6b00000B/soc@0/soundwire@6b10000%G/soc@0/soundwire@6b10000/speaker@0,0%R/soc@0/soundwire@6b10000/speaker@0,1]/soc@0/soundwire@6d30000#b/soc@0/soundwire@6d30000/codec@0,3i/soc@0/codec@6d44000w/soc@0/pinctrl@6e80000+‚/soc@0/pinctrl@6e80000/tx-swr-active-state+گ/soc@0/pinctrl@6e80000/rx-swr-active-state,‍/soc@0/pinctrl@6e80000/dmic01-default-state,/soc@0/pinctrl@6e80000/dmic23-default-state,¼/soc@0/pinctrl@6e80000/wsa-swr-active-state-ث/soc@0/pinctrl@6e80000/wsa2-swr-active-state0غ/soc@0/pinctrl@6e80000/spkr-1-sd-n-active-stateî/soc@0/interconnect@7400000ے/soc@0/interconnect@7430000/soc@0/interconnect@7e40000/soc@0/mmc@8804000#/soc@0/mmc@8804000/opp-table 3/soc@0/clock-controller@aaf0000;/soc@0/cci@ac15000@/soc@0/cci@ac15000/i2c-bus@0J/soc@0/cci@ac15000/i2c-bus@1T/soc@0/cci@ac16000Y/soc@0/cci@ac16000/i2c-bus@0c/soc@0/cci@ac16000/i2c-bus@1m/soc@0/cci@ac17000r/soc@0/cci@ac17000/i2c-bus@0|/soc@0/cci@ac17000/i2c-bus@1 †/soc@0/clock-controller@ade0000!Œ/soc@0/display-subsystem@ae00000<‘/soc@0/display-subsystem@ae00000/display-controller@ae01000Rڑ/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@0/endpointR¨/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@1/endpointR¶/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@2/endpointFؤ/soc@0/display-subsystem@ae00000/display-controller@ae01000/opp-table-ز/soc@0/display-subsystem@ae00000/dsi@ae94000Cـ/soc@0/display-subsystem@ae00000/dsi@ae94000/ports/port@0/endpointCé/soc@0/display-subsystem@ae00000/dsi@ae94000/ports/port@1/endpoint7÷/soc@0/display-subsystem@ae00000/dsi@ae94000/opp-table- /soc@0/display-subsystem@ae00000/phy@ae95000-/soc@0/display-subsystem@ae00000/dsi@ae96000C"/soc@0/display-subsystem@ae00000/dsi@ae96000/ports/port@0/endpointC//soc@0/display-subsystem@ae00000/dsi@ae96000/ports/port@1/endpoint-=/soc@0/display-subsystem@ae00000/phy@ae97000@K/soc@0/display-subsystem@ae00000/displayport-controller@af54000Jإ/soc@0/display-subsystem@ae00000/displayport-controller@af54000/opp-tableVT/soc@0/display-subsystem@ae00000/displayport-controller@af54000/ports/port@0/endpointV`/soc@0/display-subsystem@ae00000/displayport-controller@af54000/ports/port@1/endpoint m/soc@0/clock-controller@af00000t/soc@0/phy@88e3000€/soc@0/phy@88e8000)ژ/soc@0/phy@88e8000/ports/port@0/endpoint) /soc@0/phy@88e8000/ports/port@1/endpoint)¸/soc@0/phy@88e8000/ports/port@2/endpointج/soc@0/usb@a6f8800ز/soc@0/usb@a6f8800/usb@a6000005ف/soc@0/usb@a6f8800/usb@a600000/ports/port@0/endpoint5ë/soc@0/usb@a6f8800/usb@a600000/ports/port@1/endpoint$ù/soc@0/interrupt-controller@b220000‎/soc@0/thermal-sensor@c228000/soc@0/thermal-sensor@c229000/soc@0/thermal-sensor@c22a000 /soc@0/power-management@c300000/soc@0/spmi@c400000$/soc@0/spmi@c400000/pmic@c+-/soc@0/spmi@c400000/pmic@c/temp-alarm@2400A/soc@0/spmi@c400000/pmic@d+J/soc@0/spmi@c400000/pmic@d/temp-alarm@2400^/soc@0/spmi@c400000/pmic@1*e/soc@0/spmi@c400000/pmic@1/temp-alarm@a00%w/soc@0/spmi@c400000/pmic@1/gpio@88009„/soc@0/spmi@c400000/pmic@1/gpio@8800/sdc2-card-det-state7”/soc@0/spmi@c400000/pmic@1/gpio@8800/volume-up-n-state/ /soc@0/spmi@c400000/pmic@1/led-controller@ee00/soc@0/spmi@c400000/pmic@1/pwm¸/soc@0/spmi@c400000/pmic@7*ہ/soc@0/spmi@c400000/pmic@7/temp-alarm@a00%س/soc@0/spmi@c400000/pmic@7/gpio@8800$ل/soc@0/spmi@c400000/pmic@7/phy@fd00ّ/soc@0/spmi@c400000/pmic@8*/soc@0/spmi@c400000/pmic@8/temp-alarm@a00%/soc@0/spmi@c400000/pmic@8/gpio@8800$/soc@0/spmi@c400000/pmic@2*//soc@0/spmi@c400000/pmic@2/temp-alarm@a00%E/soc@0/spmi@c400000/pmic@2/gpio@8800V/soc@0/spmi@c400000/pmic@3*a/soc@0/spmi@c400000/pmic@3/temp-alarm@a00%w/soc@0/spmi@c400000/pmic@3/gpio@8800ˆ/soc@0/spmi@c400000/pmic@4*“/soc@0/spmi@c400000/pmic@4/temp-alarm@a00%©/soc@0/spmi@c400000/pmic@4/gpio@8800؛/soc@0/spmi@c400000/pmic@6*إ/soc@0/spmi@c400000/pmic@6/temp-alarm@a00%غ/soc@0/spmi@c400000/pmic@6/gpio@8800ى/soc@0/spmi@c400000/pmic@0$ô/soc@0/spmi@c400000/pmic@0/pon@1300+/soc@0/spmi@c400000/pmic@0/pon@1300/pwrkey*/soc@0/spmi@c400000/pmic@0/pon@1300/resin$/soc@0/spmi@c400000/pmic@0/rtc@6100&!/soc@0/spmi@c400000/pmic@0/nvram@710070/soc@0/spmi@c400000/pmic@0/nvram@7100/reboot-reason@48%>/soc@0/spmi@c400000/pmic@0/gpio@8800}/soc@0/pinctrl@f100000,L/soc@0/pinctrl@f100000/cci0-0-default-state*[/soc@0/pinctrl@f100000/cci0-0-sleep-state,h/soc@0/pinctrl@f100000/cci0-1-default-state*w/soc@0/pinctrl@f100000/cci0-1-sleep-state,„/soc@0/pinctrl@f100000/cci1-0-default-state*“/soc@0/pinctrl@f100000/cci1-0-sleep-state, /soc@0/pinctrl@f100000/cci1-1-default-state*¯/soc@0/pinctrl@f100000/cci1-1-sleep-state,¼/soc@0/pinctrl@f100000/cci2-0-default-state*ث/soc@0/pinctrl@f100000/cci2-0-sleep-state,ط/soc@0/pinctrl@f100000/cci2-1-default-state*ç/soc@0/pinctrl@f100000/cci2-1-sleep-state/ô/soc@0/pinctrl@f100000/hub-i2c0-data-clk-state//soc@0/pinctrl@f100000/hub-i2c1-data-clk-state//soc@0/pinctrl@f100000/hub-i2c2-data-clk-state/*/soc@0/pinctrl@f100000/hub-i2c3-data-clk-state/