Ð þí(Ë8%p([%8 ',Qualcomm Technologies, Inc. SM4450 QRD2qcom,sm4450-qrdqcom,sm4450chosen=serial0:115200n8clocksxo-board 2fixed-clockI“àYf!sleep-clk 2fixed-clockI}Yfbi-tcxo-div2-clkY2fixed-factor-clocknu€f"cpus cpu@0Šcpu2arm,cortex-a55–nšpsci¨¹ÇpsciÚëfl2-cache2cacheú¨fl3-cache2cacheúfcpu@100Šcpu2arm,cortex-a55–nšpsci¨¹ÇpsciÚëfl2-cache2cacheú¨fcpu@200Šcpu2arm,cortex-a55–nšpsci¨¹ÇpsciÚëfl2-cache2cacheú¨fcpu@300Šcpu2arm,cortex-a55–nšpsci¨ ¹ÇpsciÚëfl2-cache2cacheú¨f cpu@400Šcpu2arm,cortex-a55–nšpsci¨ ¹ÇpsciÚëfl2-cache2cacheú¨f cpu@500Šcpu2arm,cortex-a55–nšpsci¨ ¹ÇpsciÚëfl2-cache2cacheú¨f cpu@600Šcpu2arm,cortex-a78–nšpsci¨ ¹ÇpsciÚëfl2-cache2cacheú¨f cpu@700Šcpu2arm,cortex-a78–nšpsci¨ ¹ÇpsciÚëfl2-cache2cacheú¨f cpu-mapcluster0core0core1core2core3core4core5core6core7idle-statespscicpu-sleep-0-02arm,idle-state%@< Mî]únfcpu-sleep-1-02arm,idle-state%@<XM]·nfdomain-idle-statescluster-sleep-02domain-idle-state%AD<M Ä]½fcluster-sleep-12domain-idle-state%A3D<M ñ]!ffmemory@a0000000Šmemory– pmu-a552arm,cortex-a55-pmu pmu-a782arm,cortex-a78-pmu psci 2arm,psci-1.0¡smcpower-domain-cpu0Š¹žfpower-domain-cpu1Š¹žpower-domain-cpu2Š¹žpower-domain-cpu3Š¹žpower-domain-cpu4Š¹žpower-domain-cpu5Š¹žpower-domain-cpu6Š¹žpower-domain-cpu7Š¹žpower-domain-cpu-cluster0Šžfreserved-memory ±cmd-db@80860000 2qcom,cmd-db–€†¸soc@0 ±¿ 2simple-busclock-controller@1000002qcom,sm4450-gcc–BYÊŠnfgeniqup@ac00002qcom,geni-se-qup–¬ ±n\] ×m-ahbs-ahb ãokayserial@a880002qcom,geni-debug-uart–¨€@nV×se cêôdefaultãokayhwlock@1f400002qcom,tcsr-mutex–ôclock-controller@3d900002qcom,sm4450-gpucc–Ù n!"YÊŠclock-controller@ade00002qcom,sm4450-camcc– ÞnYÊŠclock-controller@af000002qcom,sm4450-dispcc– ð$nYÊŠinterrupt-controller@b2200002qcom,sm4450-pdcqcom,pdc – "@ðd$à^^î}? 1f pinctrl@f1000002qcom,sm4450-tlmm–0 ÐFV1 b‰n |fqup-uart7-rx-state‘gpio23 –qup1_se2_l2Ÿ®fqup-uart7-tx-state‘gpio22 –qup1_se2_l2Ÿ®finterrupt-controller@17200000 2arm,gic-v3 – &   1»Òftimer@174200002arm,armv7-timer-mem–B±  frame@17421000–BB çframe@17423000–B0ç   ãdisabledframe@17425000–BPç   ãdisabledframe@17427000–Bpç   ãdisabledframe@17429000–Bç   ãdisabledframe@1742b000–B°ç   ãdisabledframe@1742d000–BÐç  ãdisabledrsc@17a000002qcom,rpmh-rsc0– ¡¢ôdrv-0drv-1drv-2$ þapps_rsc   ¹bcm-voter2qcom,bcm-voterclock-controller2qcom,sm4450-rpmh-clkYn!×xofcpufreq@17d91000+2qcom,sm4450-cpufreq-epssqcom,cpufreq-epss –ÙÙ ôfreq-domain0freq-domain1 n" ×xoalternate0dcvsh-irq-0dcvsh-irq-1@Yftimer2arm,armv8-timer0 ÿÿ ÿ ÿaliases$S/soc@0/geniqup@ac0000/serial@a88000 interrupt-parent#address-cells#size-cellsmodelcompatiblestdout-pathclock-frequency#clock-cellsphandleclocksclock-multclock-divdevice_typeregenable-methodnext-level-cachepower-domainspower-domain-namesqcom,freq-domain#cooling-cellscache-levelcache-unifiedcpuentry-methodarm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopinterrupts#power-domain-cellsdomain-idle-statesrangesno-mapdma-ranges#reset-cellsclock-namesstatuspinctrl-0pinctrl-names#hwlock-cellsqcom,pdc-ranges#interrupt-cellsinterrupt-controllergpio-controller#gpio-cellsgpio-rangeswakeup-parentgpio-reserved-rangespinsfunctiondrive-strengthbias-disable#redistributor-regionsredistributor-strideframe-numberreg-nameslabelqcom,tcs-offsetqcom,drv-idqcom,tcs-configinterrupt-names#freq-domain-cellsserial0