8(4 ',Qualcomm Technologies, Inc. SM8550 MTP2qcom,sm8550-mtpqcom,sm8550=handsetchosenJserial0:115200n8clocksxo-board 2fixed-clockVcssleep-clk 2fixed-clockVc}s*bi-tcxo-div2-clkV2fixed-factor-clock{s)bi-tcxo-ao-div2-clkV2fixed-factor-clock{scpus cpu@0cpu2arm,cortex-a510{pscipsci d%sl2-cache2cache4@sl3-cache2cache4@scpu@100cpu2arm,cortex-a510{pscipsci d%sl2-cache2cache4@scpu@200cpu2arm,cortex-a510{psci  psci d%sl2-cache2cache4@s cpu@300cpu2arm,cortex-a715{psci  psci %sl2-cache2cache4@s cpu@400cpu2arm,cortex-a715{psci psci %sl2-cache2cache4@s cpu@500cpu2arm,cortex-a710{pscipsci %sl2-cache2cache4@scpu@600cpu2arm,cortex-a710{pscipsci %sl2-cache2cache4@scpu@700cpu2arm,cortex-x3{pscipscif L%sl2-cache2cache4@scpu-mapcluster0core0Ncore1Ncore2Ncore3Ncore4Ncore5Ncore6Ncore7Nidle-statesRpscicpu-sleep-0-02arm,idle-state_silver-rail-power-collapseo@&,s"cpu-sleep-1-02arm,idle-state_gold-rail-power-collapseo@Xs#cpu-sleep-2-02arm,idle-state_goldplus-rail-power-collapseo@F8s$domain-idle-statescluster-sleep-02domain-idle-stateoAD .#s%cluster-sleep-12domain-idle-stateoAD 0's&firmwarescm2qcom,scm-sm8550qcom,scminterconnect-02qcom,sm8550-clk-virt s2interconnect-12qcom,sm8550-mc-virt smemory@a0000000memorypmu-a5102arm,cortex-a510-pmu  pmu-a7102arm,cortex-a710-pmu  pmu-a7152arm,cortex-a715-pmu  pmu-x32arm,cortex-x3-pmu  psci 2arm,psci-1.0smcpower-domain-cpu0!*"spower-domain-cpu1!*"spower-domain-cpu2!*"s power-domain-cpu3!*#s power-domain-cpu4!*#spower-domain-cpu5!*#spower-domain-cpu6!*#spower-domain-cpu7!*$spower-domain-cluster*%&s!reserved-memory =hyp-region@80000000Dcpusys-vm-region@80a00000@Dhyp-tags-region@80e00000=Dxbl-sc-region@d8100000Dhyp-tags-reserved-region@811d0000Dxbl-dt-log-merged-region@81a00000&Daop-cmd-db-region@81c60000 2qcom,cmd-dbDaop-config-merged-region@81c80000@Dsmem@81d00000 2qcom,smem K'Dadsp-mhi-region@81f00000Dglobal-sync-region@82600000`Dtz-stat-region@82700000pDcdsp-secure-heap-region@82800000`Dmpss-region@8a800000Dsq6-mpss-dtb-region@9b000000Dsipa-fw-region@9b080000Dipa-gsi-region@9b090000 Dgpu-micro-code-region@9b09a000 Dsspss-region@9b100000Dspu-tz-shared-region@9b280000(Dspu-modem-shared-region@9b2e0000.Dcamera-region@9b3000000Dvideo-region@9bb00000pDcvp-region@9c200000 pDcdsp-region@9c900000Dsq6-cdsp-dtb-region@9e900000Dsq6-adsp-dtb-region@9e980000Dsadspslpi-region@9ea00000Dsrmtfs-region@d4a800002qcom,rmtfs-memԨ(DSbmpss-dsm-region@d4d000000Dstz-reserved-region@d8000000Dcpucp-fw-region@d8140000Dqtee-region@d83000000PDta-region@d8800000؀Dtz-tags-region@e1200000 tDhwfence-shbuf-region@e6440000D'Dtrust-ui-vm-region@f3600000`Dtrust-ui-vm-dump-region@f80ee000Dtrust-ui-vm-qrt-region@f80ef000Dtrust-ui-vm-vblk0-ring-region@f80f8000@Dtrust-ui-vm-vblk1-ring-region@f80fc000@Dtrust-ui-vm-swiotlb-region@f8100000Doem-vm-region@f8400000@Doem-vm-vblk0-ring-region@fcc00000@Doem-vm-swiotlb-region@fcc04000@Dhyp-ext-tags-region@fce00000Dhyp-ext-reserved-region@ff700000pDsmp2p-adsp 2qcom,smp2plv( (master-kernelmaster-kernelsslave-kernel slave-kernelssmp2p-cdsp 2qcom,smp2pl^v( (master-kernelmaster-kernelsslave-kernel slave-kernelssmp2p-modem 2qcom,smp2plv( (master-kernelmaster-kernelsslave-kernel slave-kernelsipa-ap-to-modemipasipa-modem-to-apipassoc@0 2simple-bus= clock-controller@1000002qcom,sm8550-gccBV<{)*+,,---.s0mailbox@4080002qcom,sm8550-ipccqcom,ipcc@  s(dma-controller@800000(2qcom,sm8550-gpi-dmaqcom,sm6350-gpi-dma! LMNOPQRSTUVW, 9> J/6Q ^disableds5geniqup@8c00002qcom,geni-se-qup = em-ahbs-ahb{00 J/#Q  ^disabledi2c@8800002qcom,geni-i2c@ese{0oqdefault1  u H2234qup-corequp-configqup-memory 55txrx ^disabledspi@8800002qcom,geni-spi@ese{0o  uqdefault67H2234qup-corequp-configqup-memory 55txrx  ^disabledi2c@8840002qcom,geni-i2c@@ese{0qqdefault8  G H2234qup-corequp-configqup-memory 55txrx ^disabledspi@8840002qcom,geni-spi@@ese{0q  Gqdefault9:H2234qup-corequp-configqup-memory 55txrx  ^disabledi2c@8880002qcom,geni-i2c@ese{0sqdefault;  H H2234qup-corequp-configqup-memory 55txrx ^disabledspi@8880002qcom,geni-spi@ese{0s  Hqdefault<=H2234qup-corequp-configqup-memory 55txrx  ^disabledi2c@88c0002qcom,geni-i2c@ese{0uqdefault>  I H2234qup-corequp-configqup-memory 55txrx ^disabledspi@88c0002qcom,geni-spi@ese{0u  Iqdefault?@H2234qup-corequp-configqup-memory 55txrx  ^disabledi2c@8900002qcom,geni-i2c@ese{0wqdefaultA  J H2234qup-corequp-configqup-memory 55txrx ^disabledspi@8900002qcom,geni-spi@ese{0w  JqdefaultBCH2234qup-corequp-configqup-memory 55txrx  ^disabledi2c@8940002qcom,geni-i2c@@ese{0yqdefaultD  K H2234qup-corequp-configqup-memory 55txrx ^disabledspi@8940002qcom,geni-spi@@ese{0y  KqdefaultEFH2234qup-corequp-configqup-memory 55txrx  ^disabledserial@8980002qcom,geni-uart@ese{0{qdefaultGH  02234qup-corequp-config ^disabledi2c@89c0002qcom,geni-i2c@ese{0}qdefaultI   H2234qup-corequp-configqup-memory 55txrx ^disabledspi@89c0002qcom,geni-spi@ese{0}  qdefaultJKH2234qup-corequp-configqup-memory 55txrx  ^disabledgeniqup@9c00002qcom,geni-se-i2c-master-hub es-ahb{0Z =^okayi2c@9800002qcom,geni-i2c-master-hub@esecore{0F0EqdefaultL   02234qup-corequp-config ^disabledi2c@9840002qcom,geni-i2c-master-hub@@esecore{0H0EqdefaultM   02234qup-corequp-config ^disabledi2c@9880002qcom,geni-i2c-master-hub@esecore{0J0EqdefaultN   02234qup-corequp-config^okaytypec-mux@42 2fcs,fsa4480BOportendpointPsi2c@98c0002qcom,geni-i2c-master-hub@esecore{0L0EqdefaultQ   02234qup-corequp-config ^disabledi2c@9900002qcom,geni-i2c-master-hub@esecore{0N0EqdefaultR   02234qup-corequp-config ^disabledi2c@9940002qcom,geni-i2c-master-hub@@esecore{0P0EqdefaultS   02234qup-corequp-config ^disabledi2c@9980002qcom,geni-i2c-master-hub@esecore{0R0EqdefaultT   02234qup-corequp-config ^disabledi2c@99c0002qcom,geni-i2c-master-hub@esecore{0T0EqdefaultU   02234qup-corequp-config ^disabledi2c@9a00002qcom,geni-i2c-master-hub@esecore{0V0EqdefaultV   02234qup-corequp-config ^disabledi2c@9a40002qcom,geni-i2c-master-hub@@esecore{0X0EqdefaultW   02234qup-corequp-config ^disableddma-controller@a00000(2qcom,sm8550-gpi-dmaqcom,sm6350-gpi-dma! %&'()*, 9 J/Q ^disabledsZgeniqup@ac00002qcom,geni-se-qup = em-ahbs-ahb{00 J/22 qup-coreQ ^okayi2c@a800002qcom,geni-i2c@ese{0]qdefaultX  a H2234Yqup-corequp-configqup-memory ZZtxrx ^disabledspi@a800002qcom,geni-spi@ese{0]  aqdefault[\H2234Yqup-corequp-configqup-memory ZZtxrx  ^disabledi2c@a840002qcom,geni-i2c@@ese{0_qdefault]  b H2234Yqup-corequp-configqup-memory ZZtxrx ^disabledspi@a840002qcom,geni-spi@@ese{0_  bqdefault^_H2234Yqup-corequp-configqup-memory ZZtxrx  ^disabledi2c@a880002qcom,geni-i2c@ese{0aqdefault`  c H2234Yqup-corequp-configqup-memory ZZtxrx ^disabledspi@a880002qcom,geni-spi@ese{0a  cqdefaultabH2234Yqup-corequp-configqup-memory ZZtxrx  ^disabledi2c@a8c0002qcom,geni-i2c@ese{0cqdefaultc  d H2234Yqup-corequp-configqup-memory ZZtxrx ^disabledspi@a8c0002qcom,geni-spi@ese{0c  dqdefaultdeH2234Yqup-corequp-configqup-memory ZZtxrx  ^disabledi2c@a900002qcom,geni-i2c@ese{0eqdefaultf  e H2234Yqup-corequp-configqup-memory ZZtxrx ^disabledspi@a900002qcom,geni-spi@ese{0e  eqdefaultghH2234Yqup-corequp-configqup-memory ZZtxrx  ^disabledi2c@a940002qcom,geni-i2c@@ese{0gqdefaulti  fH2234Yqup-corequp-configqup-memory ZZtxrx  ^disabledspi@a940002qcom,geni-spi@@ese{0g  fqdefaultjkH2234Yqup-corequp-configqup-memory ZZtxrx  ^disabledi2c@a980002qcom,geni-i2c@ese{0iqdefaultl  kH2234Yqup-corequp-configqup-memory ZZtxrx  ^disabledspi@a980002qcom,geni-spi@ese{0i  kqdefaultmnH2234Yqup-corequp-configqup-memory ZZtxrx  ^disabledserial@a9c0002qcom,geni-debug-uart@ese{0kqdefaulto  Cqup-corequp-config02234^okayinterconnect@15000002qcom,sm8550-cnoc-mainP0 sqinterconnect@16000002qcom,sm8550-config-noc`b s4interconnect@16800002qcom,sm8550-system-nochЀ interconnect@16c00002qcom,sm8550-pcie-anocl"{00  spinterconnect@16e00002qcom,sm8550-aggre1-nocnD{00 sYinterconnect@17000002qcom,sm8550-aggre2-nocp{  sinterconnect@17800002qcom,sm8550-mmss-nocx srng@10c30002qcom,sm8550-trngqcom,trng 0pcie@1c00000pci2qcom,pcie-sm8550P0`` ``parfdbielbiatuconfig 8=` `0`0Q ` (msi0msi1msi2msi3msi4msi5msi6msi7$78{0"0$0%0*0+00=eauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr0p3qpcie-memcpu-pcie Err M//W0^pci0j+opciephy^okay ys` s^qdefaulttpcie@0pci =phy@1c06000 2qcom,sm8550-qmp-gen3x2-pcie-phy` ({0"0$0&0(eauxcfg_ahbrefrchngpipeW0^phy0&0Vpcie0_pipe_clk^okayuvs+pcie@1c08000pci2qcom,pcie-sm8550P0@@ @@parfdbielbiatuconfig 8=@ @0@0Q ` 34589:vw(msi0msi1msi2msi3msi4msi5msi6msi7$7@{0,0.0/0607000 Ieauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggrcnoc_sf_axi0,$0p3q pcie-memcpu-pcie Err M//W00 ^pcilink_down0j,opciephy^okay ysc saqdefaultwpcie@0pci =phy@1c0e000 2qcom,sm8550-qmp-gen4x2-pcie-phy ({000.0204eauxcfg_ahbrefrchngpipeW0 0 ^phyphy_nocsr020Vpcie1_pipe_clk^okayxvus,dma-controller@1dc4000 2qcom,bam-v1.7.4qcom,bam-v1.7.0@  ! J//sycrypto@1dfa000)2qcom,sm8550-qceqcom,sm8150-qceqcom,qceߠ`yyrxtxJ//memoryphy@1d800002qcom,sm8550-qmp-ufs-phy {0erefref_auxqref0Wz^ufsphyV^okay{vs-ufs@1d84000+2qcom,sm8550-ufshcqcom,ufshcjedec,ufs-2.0@0   j-oufsphy%W0^rst09| J/`QG}0Y34#ufs-ddrcpu-ufsnecore_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@{0000000[~^okay dsp Oszopp-table2operating-points-v2s}opp-75000000@xhxh9opp-150000000@рр9opp-300000000@9|crypto@1d88000;2qcom,sm8550-inline-crypto-engineqcom,inline-crypto-engine؀{0s~hwlock@1f400002qcom,tcsr-mutexs'clock-controller@1fc00002qcom,sm8550-tcsrsyscon{Vsgpu@3d00000!2qcom,adreno-43050a01qcom,adreno0#kgsl_3d0_reg_memorycx_memcx_dbgc  ,JG%^okayszap-shaderqcom/sm8550/a740_zap.mbnopp-table2operating-points-v2sopp-680000000(opp-615000000$'opp-550000000 Uopp-475000000OPopp-401000000@@opp-348000000<opp-295000000W8opp-220000000 4gmu@3d6a000&2qcom,adreno-gmu-740.1qcom,adreno-gmu0֠P (gmursccgmu_pdc 01hfigmu8{0 0 !eahbgmucxoaximemnochubdemetcxgx JGsopp-table2operating-points-v2sopp-500000000eopp-200000000 @clock-controller@3d900002qcom,sm8550-gpucc{)00Vsiommu@3da0000@2qcom,sm8550-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-5008 >?@A { 0 0!ehlosbusifaceahbQsipa@3f400002qcom,sm8550-ipaJ//0P@ipa-regipa-sharedgsi8v(ipagsiipa-clock-queryipa-setup-ready{ ecore034memoryconfig*,ipa-clock-enabled-validipa-clock-enabled ^disabledremoteproc@40800002qcom,sm8550-mpss-pas@@Lv0wdogfatalreadyhandoverstop-ackshutdown-ack{exo cxmss ,stop^okay0qcom/sm8550/modem.mbnqcom/sm8550/modem_dtb.mbnglink-edgev( (Bmpsscodec@6aa00002qcom,sm8550-lpass-wsa-macro({DfgemclkmacrodcodecfsgenV wsa2-mclkHssoundwire@6ab00002qcom,soundwire-v2.0.0  {eifaceBWSA2qdefaultYh x??         % H ^disabledcodec@6ac00002qcom,sm8550-lpass-rx-macro({@fgemclkmacrodcodecfsgenVmclkHssoundwire@6ad00002qcom,soundwire-v2.0.0  {eifaceBRXqdefaultYh x?          % H^okayscodec@0,42sdw20217010d00=scodec@6ae00002qcom,sm8550-lpass-tx-macro({9fgemclkmacrodcodecfsgenVmclkHscodec@6b000002qcom,sm8550-lpass-wsa-macro({BfgemclkmacrodcodecfsgenVmclkHssoundwire@6b100002qcom,soundwire-v2.0.0  {eifaceBWSAqdefaultYh x??         % H^okaysspeaker@0,02sdw20217020400qdefault RH bSpkrLeftt sspeaker@0,12sdw20217020400qdefault RH bSpkrRightt ssoundwire@6d300002qcom,soundwire-v2.0.0  corewakeup{eifaceBTXqdefaultYh% H^okayscodec@0,32sdw20217010d00scodec@6d440002qcom,sm8550-lpass-va-macro@${9fgemclkmacrodcodecVfsgenHspinctrl@6e800002qcom,sm8550-lpass-lpi-pinctrl %{fg ecoreaudiostx-swr-active-statesclk-pinsgpio0 swr_tx_clk data-pinsgpio1gpio2gpio14 swr_tx_data-rx-swr-active-statesclk-pinsgpio3 swr_rx_clk data-pins gpio4gpio5 swr_rx_data-dmic01-default-stateclk-pinsgpio6 dmic1_clk;data-pinsgpio7 dmic1_dataGdmic23-default-stateclk-pinsgpio8 dmic2_clk;data-pinsgpio9 dmic2_dataGwsa-swr-active-statesclk-pinsgpio10 wsa_swr_clk data-pinsgpio11 wsa_swr_data-wsa2-swr-active-statesclk-pinsgpio15 wsa2_swr_clk data-pinsgpio16wsa2_swr_data-spkr-1-sd-n-active-stategpio17gpio Tsspkr-2-sd-n-active-stategpio18gpio Tsinterconnect@74000002qcom,sm8550-lpass-lpiaon-noc@ interconnect@74300002qcom,sm8550-lpass-lpicx-nocC sinterconnect@7e400002qcom,sm8550-lpass-ag-noc mmc@8804000$2qcom,sm8550-sdhciqcom,sdhci-msm-v5@ hc_irqpwr_irq{00eifacecorexo J/@_d,ohG034sdhc-ddrcpu-sdhcQ^okay  qdefaultsleepopp-table2operating-points-v2sopp-19200000$9opp-500000009opp-1000000009opp-202000000 F9clock-controller@aaf00002qcom,sm8550-videocc  {)09Vcci@ac15000!2qcom,sm8550-cciqcom,msm8996-cci P  {ecamnoc_axicpas_ahbcciqdefaultsleep ^disabled i2c-bus@0cB@ i2c-bus@1cB@ cci@ac16000!2qcom,sm8550-cciqcom,msm8996-cci `  { ecamnoc_axicpas_ahbcciqdefaultsleep ^disabled i2c-bus@0cB@ cci@ac17000!2qcom,sm8550-cciqcom,msm8996-cci p  { ecamnoc_axicpas_ahbcciqdefaultsleep ^disabled i2c-bus@0cB@ i2c-bus@1cB@ clock-controller@ade00002qcom,sm8550-camcc {0)*9Vsdisplay-subsystem@ae000002qcom,sm8550-mdss mdss  S {00=W03 mdp0-memmdp1-mem J/ =^okaysdisplay-controller@ae010002qcom,sm8550-dpu   mdpvbif 0{00@=I!ebusnrt_busifacelutcorevsyncI$Gports port@0endpointsport@1endpointsport@2endpointsopp-table2operating-points-v2sopp-200000000 9opp-325000000_@9opp-375000000Z 9opp-5140000009|displayport-controller@ae900002qcom,sm8550-dpqcom,sm8350-dpP      ({ ;ecore_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel..j.odpHG^okayports port@0endpointsport@1endpointsopp-table2operating-points-v2sopp-162000000 9opp-270000000߀9opp-540000000 /9opp-8100000000G9|dsi@ae94000(2qcom,sm8550-dsi-ctrlqcom,mdss-dsi-ctrl @ dsi_ctrl 0{B80$ebytebyte_intfpixelcoreifacebusCGjodsi ^okayvports port@0endpointsport@1endpointsopp-table2operating-points-v2sopp-187500000 -9opp-3000000009opp-358000000V9panel@02visionox,vtdr6130qdefaultsleep    dsportendpointsphy@ae950002qcom,sm8550-dsi-phy-4nm0 P R Udsi_phydsi_phy_lanedsi_pll{ eifacerefV^okay %usdsi@ae96000(2qcom,sm8550-dsi-ctrlqcom,mdss-dsi-ctrl ` dsi_ctrl 0{ D:0$ebytebyte_intfpixelcoreifacebus EGjodsi  ^disabledports port@0endpointsport@1endpointphy@ae970002qcom,sm8550-dsi-phy-4nm0 p r udsi_phydsi_phy_lanedsi_pll{ eifacerefV ^disabledsclock-controller@af000002qcom,sm8550-dispcc \{)0*..9Vsphy@88e30002qcom,sm8550-snps-eusb2-phy0T{erefW0^okay u 1vjsphy@88e80002qcom,sm8550-qmp-usb3-dp-phy0 {000eauxrefcom_auxusb3_pipe0W00 ^phycommonV^okayvs.ports port@0endpointsport@1endpointsport@2endpointsusb@a6f88002qcom,sm8550-dwc3qcom,dwc3 o =0{0 0000&ecfg_noccoreifacesleepmock_utmixo00$ Dv<pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irq09|W00Y34$usb-ddrapps-usb^okayusb@a600000 2snps,dwc3 `   J/@ j.ousb2-phyusb3-phy ? S p        *Q 9ports port@0endpointsport@1endpointsinterrupt-controller@b2200002qcom,sm8550-pdcqcom,pdc "@d< I^^a}?~ sthermal-sensor@c271000 2qcom,sm8550-tsensqcom,tsens-v2 ' "  Y uplowcritical gsthermal-sensor@c272000 2qcom,sm8550-tsensqcom,tsens-v2 '  "0 Y uplowcritical gsthermal-sensor@c273000 2qcom,sm8550-tsensqcom,tsens-v2 '0 "@ Y uplowcritical gspower-management@c300000#2qcom,sm8550-aoss-qmpqcom,aoss-qmp 0(v( (Vssram@c3f00002qcom,rpmh-stats ?spmi@c4000002qcom,spmi-pmic-arbP @0 P@ D L B@corechnlsobsrvrintrcnfg periph_irq v }  pmic@c2qcom,pm8010qcom,spmi-pmic  temp-alarm@24002qcom,spmi-temp-alarm$ $ gspmic@d2qcom,pm8010qcom,spmi-pmic  temp-alarm@24002qcom,spmi-temp-alarm$ $ gspmic@12qcom,pm8550qcom,spmi-pmic temp-alarm@a002qcom,spmi-temp-alarm    gsgpio@8800 2qcom,pm8550-gpioqcom,spmi-gpio ssdc2-card-det-stategpio12normalG   sled-controller@ee00*2qcom,pm8550-flash-ledqcom,spmi-flash-led ^disabledpwm!2qcom,pm8550-pwmqcom,pm8350c-pwm  ^disabledpmic@72qcom,pm8550qcom,spmi-pmic temp-alarm@a002qcom,spmi-temp-alarm    gsgpio@8800!2qcom,pm8550b-gpioqcom,spmi-gpio sphy@fd002qcom,pm8550b-eusb2-repeater  spmic@52qcom,pm8550qcom,spmi-pmic temp-alarm@a002qcom,spmi-temp-alarm    gsgpio@8800"2qcom,pm8550ve-gpioqcom,spmi-gpiospmic@22qcom,pm8550qcom,spmi-pmic temp-alarm@a002qcom,spmi-temp-alarm    gsgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpiospmic@32qcom,pm8550qcom,spmi-pmic temp-alarm@a002qcom,spmi-temp-alarm    gsgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpiospmic@42qcom,pm8550qcom,spmi-pmic temp-alarm@a002qcom,spmi-temp-alarm    gsgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpiospmic@62qcom,pm8550qcom,spmi-pmic temp-alarm@a002qcom,spmi-temp-alarm    gs gpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpiospmic@02qcom,pm8550qcom,spmi-pmic pon@13002qcom,pmk8350-pon hlospbspwrkey2qcom,pmk8350-pwrkey  t ^disabledresin2qcom,pmk8350-resin  ^disabledrtc@61002qcom,pmk8350-rtcab rtcalarm bnvram@71002qcom,spmi-sdamq  =qreboot-reason@48H s gpio@8800!2qcom,pmk8550-gpioqcom,spmi-gpiospmic@a2qcom,pmr735dqcom,spmi-pmic  temp-alarm@a002qcom,spmi-temp-alarm   gs gpio@8800!2qcom,pmr735d-gpioqcom,spmi-gpiospmic@b2qcom,pmr735dqcom,spmi-pmic  temp-alarm@a002qcom,spmi-temp-alarm   gs gpio@8800!2qcom,pmr735d-gpioqcom,spmi-gpiospinctrl@f1000002qcom,sm8550-tlmm0  s   sscci0-0-default-statessda-pinsgpio110 cci_i2c_sda scl-pinsgpio111 cci_i2c_scl cci0-0-sleep-statessda-pinsgpio110 cci_i2c_sda scl-pinsgpio111 cci_i2c_scl cci0-1-default-statessda-pinsgpio112 cci_i2c_sda scl-pinsgpio113 cci_i2c_scl cci0-1-sleep-statessda-pinsgpio112 cci_i2c_sda scl-pinsgpio113 cci_i2c_scl cci1-0-default-statessda-pinsgpio114 cci_i2c_sda scl-pinsgpio115 cci_i2c_scl cci1-0-sleep-statessda-pinsgpio114 cci_i2c_sda scl-pinsgpio115 cci_i2c_scl cci2-0-default-statessda-pinsgpio74 cci_i2c_sda scl-pinsgpio75 cci_i2c_scl cci2-0-sleep-statessda-pinsgpio74 cci_i2c_sda scl-pinsgpio75 cci_i2c_scl cci2-1-default-statessda-pinsgpio0 cci_i2c_sda scl-pinsgpio1 cci_i2c_scl cci2-1-sleep-statessda-pinsgpio0 cci_i2c_sda scl-pinsgpio1 cci_i2c_scl hub-i2c0-data-clk-stategpio16gpio17 i2chub0_se0 sLhub-i2c1-data-clk-stategpio18gpio19 i2chub0_se1 sMhub-i2c2-data-clk-stategpio20gpio21 i2chub0_se2 sNhub-i2c3-data-clk-stategpio22gpio23 i2chub0_se3 sQhub-i2c4-data-clk-state gpio4gpio5 i2chub0_se4 sRhub-i2c5-data-clk-state gpio6gpio7 i2chub0_se5 sShub-i2c6-data-clk-state gpio8gpio9 i2chub0_se6 sThub-i2c7-data-clk-stategpio10gpio11 i2chub0_se7 sUhub-i2c8-data-clk-stategpio206gpio207 i2chub0_se8 sVhub-i2c9-data-clk-stategpio84gpio85 i2chub0_se9 sWpcie0-default-statestperst-pinsgpio94gpio clkreq-pinsgpio95pcie0_clk_req_n wake-pinsgpio96gpio pcie1-default-stateswperst-pinsgpio97gpio clkreq-pinsgpio98pcie1_clk_req_n wake-pinsgpio99gpio qup-i2c0-data-clk-stategpio28gpio29 qup1_se0 sXqup-i2c1-data-clk-stategpio32gpio33 qup1_se1 s]qup-i2c2-data-clk-stategpio36gpio37 qup1_se2 s`qup-i2c3-data-clk-stategpio40gpio41 qup1_se3 scqup-i2c4-data-clk-stategpio44gpio45 qup1_se4 sfqup-i2c5-data-clk-stategpio52gpio53 qup1_se5 siqup-i2c6-data-clk-stategpio48gpio49 qup1_se6 slqup-i2c8-data-clk-states1scl-pinsgpio57qup2_se0_l1_mira sda-pinsgpio56qup2_se0_l0_mira qup-i2c9-data-clk-stategpio60gpio61 qup2_se1 s8qup-i2c10-data-clk-stategpio64gpio65 qup2_se2 s;qup-i2c11-data-clk-stategpio68gpio69 qup2_se3 s>qup-i2c12-data-clk-state gpio2gpio3 qup2_se4 sAqup-i2c13-data-clk-stategpio80gpio81 qup2_se5 sDqup-i2c15-data-clk-stategpio72gpio106 qup2_se7 sIqup-spi0-cs-stategpio31 qup1_se0 s\qup-spi0-data-clk-stategpio28gpio29gpio30 qup1_se0 s[qup-spi1-cs-stategpio35 qup1_se1 s_qup-spi1-data-clk-stategpio32gpio33gpio34 qup1_se1 s^qup-spi2-cs-stategpio39 qup1_se2 sbqup-spi2-data-clk-stategpio36gpio37gpio38 qup1_se2 saqup-spi3-cs-stategpio43 qup1_se3 sequp-spi3-data-clk-stategpio40gpio41gpio42 qup1_se3 sdqup-spi4-cs-stategpio47 qup1_se4 shqup-spi4-data-clk-stategpio44gpio45gpio46 qup1_se4 sgqup-spi5-cs-stategpio55 qup1_se5 skqup-spi5-data-clk-stategpio52gpio53gpio54 qup1_se5 sjqup-spi6-cs-stategpio51 qup1_se6 snqup-spi6-data-clk-stategpio48gpio49gpio50 qup1_se6 smqup-spi8-cs-stategpio59qup2_se0_l3_mira s7qup-spi8-data-clk-stategpio56gpio57gpio58qup2_se0_l2_mira s6qup-spi9-cs-stategpio63 qup2_se1 s:qup-spi9-data-clk-stategpio60gpio61gpio62 qup2_se1 s9qup-spi10-cs-stategpio67 qup2_se2 s=qup-spi10-data-clk-stategpio64gpio65gpio66 qup2_se2 s<qup-spi11-cs-stategpio71 qup2_se3 s@qup-spi11-data-clk-stategpio68gpio69gpio70 qup2_se3 s?qup-spi12-cs-stategpio119 qup2_se4 sCqup-spi12-data-clk-stategpio2gpio3gpio118 qup2_se4 sBqup-spi13-cs-stategpio83 qup2_se5 sFqup-spi13-data-clk-stategpio80gpio81gpio82 qup2_se5 sEqup-spi15-cs-stategpio75 qup2_se7 sKqup-spi15-data-clk-stategpio72gpio106gpio74 qup2_se7 sJqup-uart7-default-stategpio26gpio27 qup1_se7 soqup-uart14-default-stategpio78gpio79 qup2_se6 sGqup-uart14-cts-rts-stategpio76gpio77 qup2_se6 sHsdc2-sleep-statesclk-pins sdc2_clk cmd-pins sdc2_cmd data-pins sdc2_data sdc2-default-statesclk-pins sdc2_clk cmd-pins sdc2_cmd  data-pins sdc2_data  sde-dsi-active-stategpio133gpio ssde-dsi-suspend-stategpio133gpio ssde-te-active-stategpio86 mdp_vsync ssde-te-suspend-stategpio86 mdp_vsync swcd-reset-n-active-stategpio108gpio Ts iommu@15000000/2qcom,sm8550-smmu-500qcom,smmu-500arm,mmu-500 Aabcdefghijklmnopqrstuv;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYQs/interrupt-controller@17100000 2arm,gic-v3  = % <    smsi-controller@171400002arm,gic-v3-its Q `srtimer@174200002arm,armv7-timer-memB=  frame@17421000BB  k frame@17423000B0 k   ^disabledframe@17425000BP k   ^disabledframe@17427000Bp k   ^disabledframe@17429000B k   ^disabledframe@1742b000B k   ^disabledframe@1742d000B k   ^disabledrsc@17a00000 Bapps_rsc2qcom,rpmh-rsc@drv-0drv-1drv-2drv-3$  x   !bcm-voter2qcom,bcm-voters clock-controller2qcom,sm8550-rpmh-clkVexo{spower-controller2qcom,sm8550-rpmhpdGsopp-table2operating-points-v2sopp-16opp-480sopp-524opp-568sopp-60<opp-64@sopp-80Popp-128sopp-144opp-192sopp-256s|opp-320@opp-336Popp-384opp-416regulators-02qcom,pm8550-rpmh-regulators b    O  O O -O > M \ kbob1 zvreg_bob1 2K