Ð þíî8D(ª fragment@0/__overlay__external-gmac0-clock fixed-clockúð€ 'gmac0_clkin:Gusb-host-vbus-regulator regulator-fixedO bÿÿÿÿgdefaultuusb_host_vbusŽLK@¦LK@¾ÿÿÿÿG vcc1v8-eth-regulator regulator-fixedO bÿÿÿÿgdefaultuÉÝ1v8_ethŽw@¦w@¾ÿÿÿÿvcc3v3-eth-regulator regulator-fixedï bÿÿÿÿgdefaultuÉÝ3v3_ethŽ2Z ¦2Z ¾ÿÿÿÿGfragment@1ÿÿÿÿ__overlay__ÿÿÿÿ…ÿÿÿÿ‚ ÿÿÿÿ„/input<GrmiiPgdefaultuÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ[okayfragment@2ÿÿÿÿ__overlay__bqethernet-phy@0 ethernet-phy-ieee802.3-c22}ÿÿÿÿ’gdefaultuè­Ð ¿ÿÿÿÿËGfragment@3ÿÿÿÿ__overlay__etherneteth-wake-intn-pinctrlÙÿÿÿÿGeth-phy-rstn-pinctrlÙÿÿÿÿGvcc1v8-eth-en-pinctrlÙÿÿÿÿGvcc3v3-eth-enn-pinctrlÙÿÿÿÿGusbusb-host-vbus-en-pinctrlÙÿÿÿÿGfragment@4ÿÿÿÿ__overlay__ çhigh-speedõÿÿÿÿ úusb2-phy[okayfragment@5ÿÿÿÿ__overlay__P [okay__fixups__7/fragment@0/__overlay__/usb-host-vbus-regulator:gpio:0= /fragment@0/__overlay__/usb-host-vbus-regulator:vin-supply:0×/fragment@0/__overlay__/vcc1v8-eth-regulator:gpio:0/fragment@0/__overlay__/vcc3v3-eth-regulator:gpio:0/fragment@2/__overlay__/ethernet-phy@0:interrupt-parent:0/fragment@2/__overlay__/ethernet-phy@0:reset-gpios:0t/fragment@0/__overlay__/vcc1v8-eth-regulator:vin-supply:0/fragment@0/__overlay__/vcc3v3-eth-regulator:vin-supply:0$/fragment@1:target:0…*/fragment@1/__overlay__:assigned-clocks:0/fragment@1/__overlay__:assigned-clocks:8/fragment@1/__overlay__:assigned-clock-parents:0$./fragment@1/__overlay__:pinctrl-0:0$9/fragment@1/__overlay__:pinctrl-0:4$H/fragment@1/__overlay__:pinctrl-0:8%T/fragment@1/__overlay__:pinctrl-0:12%b/fragment@1/__overlay__:pinctrl-0:16p/fragment@2:target:0v/fragment@3:target:0f~/fragment@3/__overlay__/ethernet/eth-wake-intn-pinctrl:rockchip,pins:12/fragment@3/__overlay__/ethernet/eth-phy-rstn-pinctrl:rockchip,pins:12/fragment@3/__overlay__/ethernet/vcc1v8-eth-en-pinctrl:rockchip,pins:12/fragment@3/__overlay__/ethernet/vcc3v3-eth-enn-pinctrl:rockchip,pins:12/fragment@3/__overlay__/usb/usb-host-vbus-en-pinctrl:rockchip,pins:12/fragment@4:target:04œ/fragment@4/__overlay__:phys:0/fragment@5:target:0__local_fixups__fragment@0__overlay__usb-host-vbus-regulatoruvcc1v8-eth-regulatoruvcc3v3-eth-regulatorufragment@1__overlay__<Pfragment@2__overlay__ethernet-phy@0ufragment@5__overlay__P target-pathcompatibleclock-frequencyclock-output-names#clock-cellsphandleenable-active-highgpiopinctrl-namespinctrl-0regulator-nameregulator-min-microvoltregulator-max-microvoltvin-supplyregulator-always-onregulator-boot-onenable-active-lowtargetassigned-clocksassigned-clock-parentsclock_in_outphy-handlephy-modephy-supplystatus#address-cells#size-cellsreginterrupt-parentinterruptsreset-assert-usreset-deassert-usreset-gpioswakeup-sourcerockchip,pinsmaximum-speedphysphy-namesgpio1vcc5v_ingpio0vcc3v3_sysgmac0crugmac0_miimgmac0_clkinoutgmac0_rx_ergmac0_rx_bus2gmac0_tx_bus2mdio0pinctrlpcfg_pull_noneusb_host1_xhciusb2phy0_host