Ð þí8Ð(N˜fragment@0/__overlay__vcc3v3-pcie2x1l1-regulator regulator-fixed *ÿÿÿÿ0default>Hvcc3v3_pcie2x1l1Wk}2Z •2Z ­ÃP¾ÿÿÿÿÉfragment@1Ñÿÿÿÿ__overlay__Øokayfragment@2Ñÿÿÿÿ__overlay__0default> ßÿÿÿÿëØokayfragment@3Ñÿÿÿÿ__overlay__pcie2pcie2-1-rstûÿÿÿÿÉpcie2-1-vcc-enûÿÿÿÿÉ__fixups__; /fragment@0/__overlay__/vcc3v3-pcie2x1l1-regulator:gpios:0@/fragment@0/__overlay__/vcc3v3-pcie2x1l1-regulator:vin-supply:0/fragment@1:target:0'/fragment@2:target:0&1/fragment@2/__overlay__:reset-gpios:07/fragment@3:target:0y?/fragment@3/__overlay__/pcie2/pcie2-1-rst:rockchip,pins:12/fragment@3/__overlay__/pcie2/pcie2-1-vcc-en:rockchip,pins:12__local_fixups__fragment@0__overlay__vcc3v3-pcie2x1l1-regulator>fragment@2__overlay__>ë target-pathcompatibleenable-active-highgpiospinctrl-namespinctrl-0regulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltstartup-delay-usvin-supplyphandletargetstatusreset-gpiosvpcie3v3-supplyrockchip,pinsgpio0vcc5v0_syscombphy2_psupcie2x1l1gpio4pinctrlpcfg_pull_none